From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 32BAE43E57 for ; Sat, 13 Apr 2024 14:53:50 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 2CABB40294; Sat, 13 Apr 2024 14:53:50 +0200 (CEST) Received: from NAM12-DM6-obe.outbound.protection.outlook.com (mail-dm6nam12on2056.outbound.protection.outlook.com [40.107.243.56]) by mails.dpdk.org (Postfix) with ESMTP id 4243C400D6 for ; Sat, 13 Apr 2024 14:53:48 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=G63l8Ir2jphk+/+XlqgasW9Ysq1puNIyGF3mDZjBQ5UU8k9+DvKk4MgyvuNuDesO3zo4iQOwXH02LlmCF+S/cGXvEDJ1XzaGbqSb8rAvBOjLOUYu89m6GUEoBlItcleVl0jSwB0ME6yzcSPBbguERW1nU+phU4KbMXr23qBOAMxjgCbrkC4MSq0w3JwMEaLTKD1xZV37pkSNph+vQcufh9b4mF4Jir04AMi8bgvhECT2KzaC2yw2TVQneo8aTInddNVYR20re0syX9xOND/5zeYpZvB2YotvlOUw8YHkvdbGenztfOLuTiAtAPHomj+1uPekiwzBaoH0VX5HIi15FQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YIOMBsyAAp1vE3XJ62faCTDsEER6zYQJiXVyhL3sS08=; b=Qe3zDkUNAzi3jRmHles/0sKLwY2zsjnBVCWuOJyPo/mrv0VmFrRlh/8WHImUyi4MWVS36au5GlMkdoOA4HGmsfGD4xtXcblk8OgfA0zt4SYRaRiINF/jKjl6vs3XuPY/ZUcVvrPjU7irc6WvEpQzyL/uXbFQJ88KiKOLGWobr7tj3wKuv6SWWcJSewkxmcvPO2aRr5BLZkQQafTt6zFWo+WMJRVZaxrCFZdaRxuwJvznKkyqlWgQvaTV8Cv6XO/osNxP9nhCUf4F2eMgfO9QQu/bYjgSPvTW3LZRc8bIzH7bdWVS1cemVDylYeXXI8Ft6KfJlBSr4Oi9/0He/zaRGA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=marvell.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=YIOMBsyAAp1vE3XJ62faCTDsEER6zYQJiXVyhL3sS08=; b=XnJhEXZYHLGE2+mUXLD/ElxvgtfTy1SgzJOGVwe2ijULygioVUjjyTNfMq2NefgE0VgEFBq2FfdUGIqd/VsR5hBEU3NdvY443GI1enFM6+s8ncynHZ7hwNhBDnguerojW0NJI3Ja+E4XLB41sQ7Kk1Ho6jLxnO5w9iGTiilmP5Ve+sI5pGhxN11I+EumLXy3jU1FgWE/fPPBcvcRP4avlUi2MuFaFLFGh++fCK763hXbofLjQczrWPgpi+rZFY9Xg/EMnyUx+VTPsSdrwWDVaIEAh0LvNolNCqRnEA2cIJJnRnhqKAJOQux6XKk6gcdjYSY8QBaQ6X8GIYRTfELHJg== Received: from BY5PR17CA0050.namprd17.prod.outlook.com (2603:10b6:a03:167::27) by MN0PR12MB6319.namprd12.prod.outlook.com (2603:10b6:208:3c0::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7409.55; Sat, 13 Apr 2024 12:53:45 +0000 Received: from SJ1PEPF00001CDE.namprd05.prod.outlook.com (2603:10b6:a03:167:cafe::9b) by BY5PR17CA0050.outlook.office365.com (2603:10b6:a03:167::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7472.30 via Frontend Transport; Sat, 13 Apr 2024 12:53:45 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ1PEPF00001CDE.mail.protection.outlook.com (10.167.242.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7452.22 via Frontend Transport; Sat, 13 Apr 2024 12:53:44 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sat, 13 Apr 2024 05:53:33 -0700 Received: from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Sat, 13 Apr 2024 05:53:32 -0700 From: Xueming Li To: Nithin Dabilpuram CC: dpdk stable Subject: patch 'common/cnxk: fix mbox struct attributes' has been queued to stable release 23.11.1 Date: Sat, 13 Apr 2024 20:48:38 +0800 Message-ID: <20240413125005.725659-38-xuemingl@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240413125005.725659-1-xuemingl@nvidia.com> References: <20240305094757.439387-1-xuemingl@nvidia.com> <20240413125005.725659-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ1PEPF00001CDE:EE_|MN0PR12MB6319:EE_ X-MS-Office365-Filtering-Correlation-Id: 379e9afe-8c5d-4d51-d49d-08dc5bb8c100 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: rNu7KV4B0IjAgIqnkwCGj/HwFiNXNIlvCNKDpy8myAvKkT0g0RMXWY7ndgIdVpDO5r/ESnEN0fNTasf10rmsYL631ZE5yhEho2l/R0JPf9VOtK9LvWNzDk8W7S95/cG6fwJJTvhBzfCPsNqXD7fGkznQZ2OH631F2S5D++dnHhe5UE6mBHj6EbBU9q7bxfheI6h9uTlNs6AVqozrZHPeHpL09s8ejNgQLiWvJfmVZ6X9t3j4bEr3RmHfxDnweX5vqfHV3jLZ5TFFx1io/mry1v2fjgEnnN4eWQijY3lE6hEuyFYVtt47cw/pCU2lLbzhDnYJ8FkM8500C2x0AyIAxJaABGTw6jCfwiLLMdaQAr9EVq2hLQmIL8S7Kun9RrVXDWbHJzRFEKS7hz/MRx1bTPolve44K7P08Sfzdwo3EkGJxG/Q6i0aQL1kt6+aB7lk8Vep+B8uuWxTDONeEJTOQG7IEAQYTGSB0zGgRBKBZb6iFDlL/Zm9+nPM/Xwqw84luY9W6i+kkvg/YbDcA0oDgl5bbTLl5GBdzn0KGLG7235VBciESEenHq2kcqPgyHcGoQwtg0+LB9p8ImiLxjigmYY5nynoMDEmUt+DiM05Tdaj8CUhsg6/+9stDltZb1pM23uOCsLSDrRsWSincqaYrxL5ffZ57JaYXzqA61olup0bgGQlr9Lav/i0rXBZgWAL4llYjuaNCG/fahGc4mDd0j4wbzJHKUs+K8k3utJHgi/MWg0Xu7genmK1vfnoEBEX X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230031)(1800799015)(376005)(36860700004)(82310400014); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Apr 2024 12:53:44.9466 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 379e9afe-8c5d-4d51-d49d-08dc5bb8c100 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ1PEPF00001CDE.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN0PR12MB6319 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.1 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 04/15/24. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://git.dpdk.org/dpdk-stable/log/?h=23.11-staging This queued commit can be viewed at: https://git.dpdk.org/dpdk-stable/commit/?h=23.11-staging&id=a6bd2f39c150d439a56c95069041dc5883659eff Thanks. Xueming Li --- >From a6bd2f39c150d439a56c95069041dc5883659eff Mon Sep 17 00:00:00 2001 From: Nithin Dabilpuram Date: Mon, 26 Feb 2024 19:05:34 +0530 Subject: [PATCH] common/cnxk: fix mbox struct attributes Cc: Xueming Li [ upstream commit c9dca1c5e352008bda8d0edeab8fbcf328437282 ] IO attribute is needed to mbox structs to avoid unaligned or pair access causing by compiler optimization. Add them to structs where it is missing. Fixes: 503b82de2cbf ("common/cnxk: add mbox request and response definitions") Fixes: ddf955d3917e ("common/cnxk: support CPT second pass") Signed-off-by: Nithin Dabilpuram --- drivers/common/cnxk/roc_mbox.h | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/drivers/common/cnxk/roc_mbox.h b/drivers/common/cnxk/roc_mbox.h index 05434aec5a..7eaff0a0eb 100644 --- a/drivers/common/cnxk/roc_mbox.h +++ b/drivers/common/cnxk/roc_mbox.h @@ -1420,12 +1420,12 @@ struct nix_cn10k_aq_enq_req { struct nix_cn10k_aq_enq_rsp { struct mbox_msghdr hdr; union { - struct nix_cn10k_rq_ctx_s rq; - struct nix_cn10k_sq_ctx_s sq; - struct nix_cq_ctx_s cq; - struct nix_rsse_s rss; - struct nix_rx_mce_s mce; - struct nix_band_prof_s prof; + __io struct nix_cn10k_rq_ctx_s rq; + __io struct nix_cn10k_sq_ctx_s sq; + __io struct nix_cq_ctx_s cq; + __io struct nix_rsse_s rss; + __io struct nix_rx_mce_s mce; + __io struct nix_band_prof_s prof; }; }; @@ -1661,11 +1661,11 @@ struct nix_rq_cpt_field_mask_cfg_req { #define RQ_CTX_MASK_MAX 6 union { uint64_t __io rq_ctx_word_set[RQ_CTX_MASK_MAX]; - struct nix_cn10k_rq_ctx_s rq_set; + __io struct nix_cn10k_rq_ctx_s rq_set; }; union { uint64_t __io rq_ctx_word_mask[RQ_CTX_MASK_MAX]; - struct nix_cn10k_rq_ctx_s rq_mask; + __io struct nix_cn10k_rq_ctx_s rq_mask; }; struct nix_lf_rx_ipec_cfg1_req { uint32_t __io spb_cpt_aura; -- 2.34.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2024-04-13 20:43:06.258867084 +0800 +++ 0038-common-cnxk-fix-mbox-struct-attributes.patch 2024-04-13 20:43:04.957753984 +0800 @@ -1 +1 @@ -From c9dca1c5e352008bda8d0edeab8fbcf328437282 Mon Sep 17 00:00:00 2001 +From a6bd2f39c150d439a56c95069041dc5883659eff Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Xueming Li + +[ upstream commit c9dca1c5e352008bda8d0edeab8fbcf328437282 ] @@ -12 +14,0 @@ -Cc: stable@dpdk.org @@ -20 +22 @@ -index 4b4f48e372..d8a8494ac4 100644 +index 05434aec5a..7eaff0a0eb 100644 @@ -23 +25 @@ -@@ -1427,12 +1427,12 @@ struct nix_cn10k_aq_enq_req { +@@ -1420,12 +1420,12 @@ struct nix_cn10k_aq_enq_req { @@ -42 +44 @@ -@@ -1668,11 +1668,11 @@ struct nix_rq_cpt_field_mask_cfg_req { +@@ -1661,11 +1661,11 @@ struct nix_rq_cpt_field_mask_cfg_req {