From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 0694245644 for ; Thu, 18 Jul 2024 11:58:01 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id F31C242E67; Thu, 18 Jul 2024 11:58:00 +0200 (CEST) Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2067.outbound.protection.outlook.com [40.107.92.67]) by mails.dpdk.org (Postfix) with ESMTP id 5F58E42E60; Thu, 18 Jul 2024 11:57:58 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ZNPPgQteB9N0TcNcapCkB+J3LZq/vqhbCqEuSR3t0eeUAqljoE0PMF3rVfimjBKfoca2eftUILRnmuTgvMuYKEInggtZs6SfopBaXRbOa2YBb3JIWQ2cSK2WPbKUvQmbxtZB6ABuGGx6DqP/LGIT5KLCONHVlmtz8k7Y1YpXdQ9FF7h/NyXE7oPOWAdmv1B60ZmNJvGOt1OD6s8A8wYhE9C74wSIPirrTYHVGufyx1nXc20tjn/su3+pge9VoG2Dh9fxfITAqEU58RYq7GxXJ5yA83EjrpAGjk6aUBeO8v+4mN3wNMr+lVoUDdpy4LanmP/LIK8SNNDB/BUhh2POpQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=189koIds4YBz+ogRuCkB79yiOlPx+KA0B8WW8dkQqGg=; b=vuZTKUoW85AvcvBqtCG9qVlGeJcy/BHYHNEX6nBl+ki1aR1lxaQoOxg2m0V1GskFJJwn6gfZ3AToFdjqcjTYlwHO3WH8D88rffSpX6rcAZAZMaoquGlEXnvbAD6PwIOyRLculep4Xzz/58SmuZFvLKOHlCJWxXi1VCVYo4kbozDettincWjADxxKEqGX0AigLDzW4lAhdpY2PIdRbVAtVo/lUGrypNWDhPGhwsUEWljuW+10e1oRYqDTO9d/pDTUtrOXjRg4yTPBRKkdU0e+52u43rpDaF/wtDJvLtCMWnGuloVeb9Y5l14Il1n1rozow0PDqQ3abempT4mYsE7DWQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=189koIds4YBz+ogRuCkB79yiOlPx+KA0B8WW8dkQqGg=; b=LIh8PuwJB2H2WOfENNpY1ZA5AdDPA4/aU3/KGVR/mQU0GdhvjeFF703aopmkfdrsdzezCyutj/fXVN5S06FXMQLINAjRwS+aXtzjAJ6TOw1FBANHBmE3ammG5ST536RBGFXeSqzbe9FoEVGyiBpVnjmk7Wzhj5hAEpEdb4HBEm6O30U9upN3mvjZah/VqRuJgkJoRwdJQ6iFTvSvkaEKiSzHi6BeAXl6ZXjGu7NRlveSFWsI05tIi0Gn1CUc+2m25ibtP4qh3KO6zGcV0LFN8e4nkYZB387h/mNmCZzejfkAXyyWYvDHg8sFiihuIg68ZcqQT+AyglMMAo/R/x/Ayg== Received: from BYAPR11CA0069.namprd11.prod.outlook.com (2603:10b6:a03:80::46) by MW6PR12MB8705.namprd12.prod.outlook.com (2603:10b6:303:24c::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7762.30; Thu, 18 Jul 2024 09:57:55 +0000 Received: from CO1PEPF000075F4.namprd03.prod.outlook.com (2603:10b6:a03:80:cafe::25) by BYAPR11CA0069.outlook.office365.com (2603:10b6:a03:80::46) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7762.28 via Frontend Transport; Thu, 18 Jul 2024 09:57:54 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CO1PEPF000075F4.mail.protection.outlook.com (10.167.249.43) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7784.11 via Frontend Transport; Thu, 18 Jul 2024 09:57:54 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Thu, 18 Jul 2024 02:57:36 -0700 Received: from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Thu, 18 Jul 2024 02:57:34 -0700 From: Dariusz Sosnowski To: Viacheslav Ovsiienko , Bing Zhao , Ori Kam , Suanming Mou , Matan Azrad CC: , Raslan Darawsheh , Subject: [PATCH 1/3] net/mlx5: fix disabling E-Switch default flow rules Date: Thu, 18 Jul 2024 11:57:15 +0200 Message-ID: <20240718095717.290960-2-dsosnowski@nvidia.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240718095717.290960-1-dsosnowski@nvidia.com> References: <20240718095717.290960-1-dsosnowski@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1PEPF000075F4:EE_|MW6PR12MB8705:EE_ X-MS-Office365-Filtering-Correlation-Id: 6b0665fd-71a6-42da-908c-08dca710181f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|36860700013|82310400026|1800799024; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?Eklhoj/8z6sqcY7ldlc6r175p8r/wsAbG6zwvByzR/iZ4mVkQMx7/6By7n6D?= =?us-ascii?Q?WDESbSD0NtEuTZ6ortczeIeUU1iNNaVS+7R9AD4+XY5wUVkO3YkrMvS7AYAN?= =?us-ascii?Q?NiPCaHzvSDG192ZyPWlK3v1IeTcEidjub405PK4efPJlpK38w+NMaJExvIcX?= =?us-ascii?Q?9gyCE8sPzBI7MV81T34InBlyxMRxkM6AGpobFKubk7cpavZC/LLvLDqgetHX?= =?us-ascii?Q?WrqPwjy8FBTVktk88I1ec25zMag/FUsHoRbfKM7vCQqAy3vo7ZEmfRSfISEV?= =?us-ascii?Q?XNf+7B+SfFUMMxAkIp9Saellam6FZGRyTA5QlpYZUSHrr8Xn8V5p/S9KnWu4?= =?us-ascii?Q?ilyKuLX+bGk+UYQ6TttSGwtwkcwsKIUDWNR9g7EMKCZsOg4j/7NII34uq2ft?= =?us-ascii?Q?QFaQgIBRj1g8Et/zwlF67NYlN2CZkWaIBWeH1r1Ifxe/cTRC93w4xt9ncPz9?= =?us-ascii?Q?P8bB2rEFJIMsdb8nDOsB7lyTytSCyxxenKR1eme2ncEe3w0metN+/DwKKvnz?= =?us-ascii?Q?q4gCp1qqxuLquEKH+NWUdIxS/4upep1/6X/jeEWhT9TGSUBvNZtjA4ZwzjTS?= =?us-ascii?Q?mm5rpJIi56Tx86k+EIPkjryVKGZZMVSASFOXCL2cBml3vXygLtnTNjHueZ62?= =?us-ascii?Q?tO1dvyKwd0XmmjbrzHfSlZz00dMssCryoBwyP11JnrH0VoMIyHlxqTSFNXbI?= =?us-ascii?Q?a1aed6j7YImlgu98Vh9S6aeiA9+K4fgrt01hj15dLSIotRlcsbsfmhqU6ZQy?= =?us-ascii?Q?f6Z8gOy56JowapkZbWXqRPhlpxkDc6yfnH7PlgACusO9s13+CRDuvF1l/YYt?= =?us-ascii?Q?3oI+U7PDtYGBO5Didj054gAIzzEyF0bAWJLJamRQoTNsGq72L8GLou1GFHOC?= =?us-ascii?Q?u/rJb5Y7xdINGCxlRiD5Xt1Dlr9M6SSL9HaS+BCeJKX7zbt/k/LKQ5QatExj?= =?us-ascii?Q?X+5pCwNHaIuAaMjwRYpRFTEFSaFY3k1xKTekhqEMooV/riwmEneRgcmyoBWx?= =?us-ascii?Q?7fkq2aPfdolkhp7ewO43a6kssB9+RapzoYN3V1OyK2WnrjDgDVazIcRonfn2?= =?us-ascii?Q?UopNIPTKMsaFRTuJIDXUrn5CjrGt6V8tC3Ek3iOaoaaSzQhmTlOwLjHRvnMJ?= =?us-ascii?Q?up67+Z3vv8nTTo2SAwYFBJWimz0E8f8QIzHoOD0xTPz6WtTiIncUoPPAQvdn?= =?us-ascii?Q?5bVvnAPRTWP7K1MwmBNOPasz+bUrgF34Zg3hE65WyFDaZ12887gPqnoczKIi?= =?us-ascii?Q?W92fGZiKLx/Rh9R5gTS/Q6o9KuG3IUxcB9frXRBJXN4lrS1iwp1e3OVLw1dv?= =?us-ascii?Q?RCjkTuxZF3H0n4/ohTGjjT42sDNIzVHo6uWAagAnQBVrb+uPnSVoA6NTl3mQ?= =?us-ascii?Q?E1sCvLV/cZS42pAHd4QfFaZ1MnsJp6FZ7xYqlzEibresW0koFPp7UymYQv2+?= =?us-ascii?Q?HT2GdoP54pSzntY01tRQsjccnncOVhoW?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(376014)(36860700013)(82310400026)(1800799024); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Jul 2024 09:57:54.4398 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 6b0665fd-71a6-42da-908c-08dca710181f X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1PEPF000075F4.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW6PR12MB8705 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org `fdb_def_rule_en` devarg controls whether mlx5 PMD creates default E-Switch flow rules for: - Transferring traffic from wire, VFs and SFs to group 1 (default jump). - Providing default behavior for application traffic (default SQ miss flow rules). With these flow rules, applications effectively create transfer flow rules in group 1 and higher (application group is translated to one higher) allowing for faster insertion on all groups and providing ability to forward to VF, SF and wire on any group. By default, these rules are created (`fdb_def_rule_en` == 1). When these default flow rules are disabled (`fdb_def_rule_en` == 0) with HW Steering flow engine (`dv_flow_en` == 2) only creation of default jump rules was disabled. Also, necessary template table and pattern/actions templates were created as well, but they were never used. SQ miss flow rules were still created. This is a bug, because with `fdb_def_rule_en` == 0, application should not expect any default E-Switch flow rules. This patch fixes that by disabling all default E-Switch flow rules creation and disabling creating templates for these flow rules, when `fdb_def_rule_en` == 0. If an application needs to run with these flow rules disabled, and requires flow rules providing SQ miss flow rules functionality, then application must explicitly create similar flow rules. Fixes: 1939eb6f660c ("net/mlx5: support flow port action with HWS") Cc: stable@dpdk.org Signed-off-by: Dariusz Sosnowski Acked-by: Viacheslav Ovsiienko --- drivers/net/mlx5/mlx5_flow_hw.c | 142 ++++++++++++++++++-------------- drivers/net/mlx5/mlx5_trigger.c | 4 +- drivers/net/mlx5/mlx5_txq.c | 13 ++- 3 files changed, 91 insertions(+), 68 deletions(-) diff --git a/drivers/net/mlx5/mlx5_flow_hw.c b/drivers/net/mlx5/mlx5_flow_hw.c index e7d8c251a0..fe7df7305f 100644 --- a/drivers/net/mlx5/mlx5_flow_hw.c +++ b/drivers/net/mlx5/mlx5_flow_hw.c @@ -10580,6 +10580,7 @@ flow_hw_create_ctrl_tables(struct rte_eth_dev *dev, struct rte_flow_error *error struct mlx5_flow_hw_ctrl_fdb *hw_ctrl_fdb; uint32_t xmeta = priv->sh->config.dv_xmeta_en; uint32_t repr_matching = priv->sh->config.repr_matching; + uint32_t fdb_def_rule = priv->sh->config.fdb_def_rule; MLX5_ASSERT(priv->hw_ctrl_fdb == NULL); hw_ctrl_fdb = mlx5_malloc(MLX5_MEM_ZERO, sizeof(*hw_ctrl_fdb), 0, SOCKET_ID_ANY); @@ -10590,70 +10591,79 @@ flow_hw_create_ctrl_tables(struct rte_eth_dev *dev, struct rte_flow_error *error goto err; } priv->hw_ctrl_fdb = hw_ctrl_fdb; - /* Create templates and table for default SQ miss flow rules - root table. */ - hw_ctrl_fdb->esw_mgr_items_tmpl = flow_hw_create_ctrl_esw_mgr_pattern_template(dev, error); - if (!hw_ctrl_fdb->esw_mgr_items_tmpl) { - DRV_LOG(ERR, "port %u failed to create E-Switch Manager item" - " template for control flows", dev->data->port_id); - goto err; - } - hw_ctrl_fdb->regc_jump_actions_tmpl = flow_hw_create_ctrl_regc_jump_actions_template - (dev, error); - if (!hw_ctrl_fdb->regc_jump_actions_tmpl) { - DRV_LOG(ERR, "port %u failed to create REG_C set and jump action template" - " for control flows", dev->data->port_id); - goto err; - } - hw_ctrl_fdb->hw_esw_sq_miss_root_tbl = flow_hw_create_ctrl_sq_miss_root_table - (dev, hw_ctrl_fdb->esw_mgr_items_tmpl, hw_ctrl_fdb->regc_jump_actions_tmpl, - error); - if (!hw_ctrl_fdb->hw_esw_sq_miss_root_tbl) { - DRV_LOG(ERR, "port %u failed to create table for default sq miss (root table)" - " for control flows", dev->data->port_id); - goto err; - } - /* Create templates and table for default SQ miss flow rules - non-root table. */ - hw_ctrl_fdb->regc_sq_items_tmpl = flow_hw_create_ctrl_regc_sq_pattern_template(dev, error); - if (!hw_ctrl_fdb->regc_sq_items_tmpl) { - DRV_LOG(ERR, "port %u failed to create SQ item template for" - " control flows", dev->data->port_id); - goto err; - } - hw_ctrl_fdb->port_actions_tmpl = flow_hw_create_ctrl_port_actions_template(dev, error); - if (!hw_ctrl_fdb->port_actions_tmpl) { - DRV_LOG(ERR, "port %u failed to create port action template" - " for control flows", dev->data->port_id); - goto err; - } - hw_ctrl_fdb->hw_esw_sq_miss_tbl = flow_hw_create_ctrl_sq_miss_table - (dev, hw_ctrl_fdb->regc_sq_items_tmpl, hw_ctrl_fdb->port_actions_tmpl, - error); - if (!hw_ctrl_fdb->hw_esw_sq_miss_tbl) { - DRV_LOG(ERR, "port %u failed to create table for default sq miss (non-root table)" - " for control flows", dev->data->port_id); - goto err; - } - /* Create templates and table for default FDB jump flow rules. */ - hw_ctrl_fdb->port_items_tmpl = flow_hw_create_ctrl_port_pattern_template(dev, error); - if (!hw_ctrl_fdb->port_items_tmpl) { - DRV_LOG(ERR, "port %u failed to create SQ item template for" - " control flows", dev->data->port_id); - goto err; - } - hw_ctrl_fdb->jump_one_actions_tmpl = flow_hw_create_ctrl_jump_actions_template - (dev, MLX5_HW_LOWEST_USABLE_GROUP, error); - if (!hw_ctrl_fdb->jump_one_actions_tmpl) { - DRV_LOG(ERR, "port %u failed to create jump action template" - " for control flows", dev->data->port_id); - goto err; - } - hw_ctrl_fdb->hw_esw_zero_tbl = flow_hw_create_ctrl_jump_table - (dev, hw_ctrl_fdb->port_items_tmpl, hw_ctrl_fdb->jump_one_actions_tmpl, - error); - if (!hw_ctrl_fdb->hw_esw_zero_tbl) { - DRV_LOG(ERR, "port %u failed to create table for default jump to group 1" - " for control flows", dev->data->port_id); - goto err; + if (fdb_def_rule) { + /* Create templates and table for default SQ miss flow rules - root table. */ + hw_ctrl_fdb->esw_mgr_items_tmpl = + flow_hw_create_ctrl_esw_mgr_pattern_template(dev, error); + if (!hw_ctrl_fdb->esw_mgr_items_tmpl) { + DRV_LOG(ERR, "port %u failed to create E-Switch Manager item" + " template for control flows", dev->data->port_id); + goto err; + } + hw_ctrl_fdb->regc_jump_actions_tmpl = + flow_hw_create_ctrl_regc_jump_actions_template(dev, error); + if (!hw_ctrl_fdb->regc_jump_actions_tmpl) { + DRV_LOG(ERR, "port %u failed to create REG_C set and jump action template" + " for control flows", dev->data->port_id); + goto err; + } + hw_ctrl_fdb->hw_esw_sq_miss_root_tbl = + flow_hw_create_ctrl_sq_miss_root_table + (dev, hw_ctrl_fdb->esw_mgr_items_tmpl, + hw_ctrl_fdb->regc_jump_actions_tmpl, error); + if (!hw_ctrl_fdb->hw_esw_sq_miss_root_tbl) { + DRV_LOG(ERR, "port %u failed to create table for default sq miss (root table)" + " for control flows", dev->data->port_id); + goto err; + } + /* Create templates and table for default SQ miss flow rules - non-root table. */ + hw_ctrl_fdb->regc_sq_items_tmpl = + flow_hw_create_ctrl_regc_sq_pattern_template(dev, error); + if (!hw_ctrl_fdb->regc_sq_items_tmpl) { + DRV_LOG(ERR, "port %u failed to create SQ item template for" + " control flows", dev->data->port_id); + goto err; + } + hw_ctrl_fdb->port_actions_tmpl = + flow_hw_create_ctrl_port_actions_template(dev, error); + if (!hw_ctrl_fdb->port_actions_tmpl) { + DRV_LOG(ERR, "port %u failed to create port action template" + " for control flows", dev->data->port_id); + goto err; + } + hw_ctrl_fdb->hw_esw_sq_miss_tbl = + flow_hw_create_ctrl_sq_miss_table + (dev, hw_ctrl_fdb->regc_sq_items_tmpl, + hw_ctrl_fdb->port_actions_tmpl, error); + if (!hw_ctrl_fdb->hw_esw_sq_miss_tbl) { + DRV_LOG(ERR, "port %u failed to create table for default sq miss (non-root table)" + " for control flows", dev->data->port_id); + goto err; + } + /* Create templates and table for default FDB jump flow rules. */ + hw_ctrl_fdb->port_items_tmpl = + flow_hw_create_ctrl_port_pattern_template(dev, error); + if (!hw_ctrl_fdb->port_items_tmpl) { + DRV_LOG(ERR, "port %u failed to create SQ item template for" + " control flows", dev->data->port_id); + goto err; + } + hw_ctrl_fdb->jump_one_actions_tmpl = + flow_hw_create_ctrl_jump_actions_template + (dev, MLX5_HW_LOWEST_USABLE_GROUP, error); + if (!hw_ctrl_fdb->jump_one_actions_tmpl) { + DRV_LOG(ERR, "port %u failed to create jump action template" + " for control flows", dev->data->port_id); + goto err; + } + hw_ctrl_fdb->hw_esw_zero_tbl = flow_hw_create_ctrl_jump_table + (dev, hw_ctrl_fdb->port_items_tmpl, + hw_ctrl_fdb->jump_one_actions_tmpl, error); + if (!hw_ctrl_fdb->hw_esw_zero_tbl) { + DRV_LOG(ERR, "port %u failed to create table for default jump to group 1" + " for control flows", dev->data->port_id); + goto err; + } } /* Create templates and table for default Tx metadata copy flow rule. */ if (!repr_matching && xmeta == MLX5_XMETA_MODE_META32_HWS) { @@ -15383,6 +15393,8 @@ mlx5_flow_hw_esw_destroy_sq_miss_flow(struct rte_eth_dev *dev, uint32_t sqn) } proxy_dev = &rte_eth_devices[proxy_port_id]; proxy_priv = proxy_dev->data->dev_private; + /* FDB default flow rules must be enabled. */ + MLX5_ASSERT(proxy_priv->sh->config.fdb_def_rule); if (!proxy_priv->dr_ctx) return 0; if (!proxy_priv->hw_ctrl_fdb || @@ -15447,6 +15459,8 @@ mlx5_flow_hw_esw_create_default_jump_flow(struct rte_eth_dev *dev) } proxy_dev = &rte_eth_devices[proxy_port_id]; proxy_priv = proxy_dev->data->dev_private; + /* FDB default flow rules must be enabled. */ + MLX5_ASSERT(proxy_priv->sh->config.fdb_def_rule); if (!proxy_priv->dr_ctx) { DRV_LOG(DEBUG, "Transfer proxy port (port %u) of port %u must be configured " "for HWS to create default FDB jump rule. Default rule will " diff --git a/drivers/net/mlx5/mlx5_trigger.c b/drivers/net/mlx5/mlx5_trigger.c index 6fa7c01cd0..a65a460731 100644 --- a/drivers/net/mlx5/mlx5_trigger.c +++ b/drivers/net/mlx5/mlx5_trigger.c @@ -1504,7 +1504,9 @@ mlx5_traffic_enable_hws(struct rte_eth_dev *dev) if (!txq) continue; queue = mlx5_txq_get_sqn(txq); - if ((priv->representor || priv->master) && config->dv_esw_en) { + if ((priv->representor || priv->master) && + config->dv_esw_en && + config->fdb_def_rule) { if (mlx5_flow_hw_esw_create_sq_miss_flow(dev, queue, false)) { mlx5_txq_release(dev, i); goto error; diff --git a/drivers/net/mlx5/mlx5_txq.c b/drivers/net/mlx5/mlx5_txq.c index 8eb1ae1f03..f05534e168 100644 --- a/drivers/net/mlx5/mlx5_txq.c +++ b/drivers/net/mlx5/mlx5_txq.c @@ -1363,11 +1363,18 @@ rte_pmd_mlx5_external_sq_enable(uint16_t port_id, uint32_t sq_num) } #ifdef HAVE_MLX5_HWS_SUPPORT if (priv->sh->config.dv_flow_en == 2) { - if (mlx5_flow_hw_esw_create_sq_miss_flow(dev, sq_num, true)) - return -rte_errno; + bool sq_miss_created = false; + + if (priv->sh->config.fdb_def_rule) { + if (mlx5_flow_hw_esw_create_sq_miss_flow(dev, sq_num, true)) + return -rte_errno; + sq_miss_created = true; + } + if (priv->sh->config.repr_matching && mlx5_flow_hw_tx_repr_matching_flow(dev, sq_num, true)) { - mlx5_flow_hw_esw_destroy_sq_miss_flow(dev, sq_num); + if (sq_miss_created) + mlx5_flow_hw_esw_destroy_sq_miss_flow(dev, sq_num); return -rte_errno; } return 0; -- 2.39.2