From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 945E5457A1 for ; Mon, 12 Aug 2024 15:01:18 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 8E15C40666; Mon, 12 Aug 2024 15:01:18 +0200 (CEST) Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2041.outbound.protection.outlook.com [40.107.220.41]) by mails.dpdk.org (Postfix) with ESMTP id 394DB402C3 for ; Mon, 12 Aug 2024 15:01:16 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=EhG3XsUaV91u0c/3mGyAqRjcDwUwXICRJpRTrpaGav25O/N9zZSE4leWrzquUB1zba2P/oAEm3iwntrjx9e9yyG+1hdCPZdnDBZHRj0SIRexNBW1r5d2bcVizsPs2l/7Y2tiqUnHr9p7mxCgrucDOYfUoPjFNsghE+utKx3HdpxrWpsDYoyhjmrHlqyy2qTTCpA+kJRa9EV3xe97lAPmL7Tkb0+pX8u9aXwFt2mV3vhuWpInU/UGbeT4Uc+mPYK4TpD0VXnfqhehWXme7hZx34FONWOrCLQMyeyksxlXFH/SttxBDFqKpEMmmNpUxWzigwhVyllaQQrL6q1NXoCLXw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=35T+fe+xxpbSPzwJw8GHupbHcAl6QFITzRoGJtK8VEI=; b=WKXaqnhNBw5OYk1KCU4GcZUXhHy+Psm0xl4sCOltJlk7R54wPPv5BpjhR1sCD/3D5pJFSMY0Rc+mA9XAsl/DxdGkczUVQqVl/C0VEjlfzPPo0h+SZYxsbEfhRKNLauqucRZ/D4CNjx+wl+K+3yPFmQKcm7EC9UEoTtvsewYe3aCdUKYIA5RrtyNIy5Zr0lFlRdO4AbRgOUBZIbp1PnUcCgTb9UzgKaZT6g7FqQsawQPUGMiLYhSuiS9QuGd1YmhimfIocio7UG4rLPdCteVpOdTXA8IJGarYTpaPzB2W+zCE8tf/WryxKTMvTC0AoGIwzBNXpKI1WcTXpb4gbg7dvA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=intel.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=35T+fe+xxpbSPzwJw8GHupbHcAl6QFITzRoGJtK8VEI=; b=JyoEht7S6y23AO+jLRVdfJ7woGN/+1k9qCMmttInGTLtZ9k4obT27Ww81LHcw3b6eQiMRCJSs7OU9yBz+FJJ/zkjk0C2X4xh2lo6TOU307RQprFkTayKLET23oFP2JJrvktu4tC95XKvXOQuulv47uU66XQRdcL4SDCreCPSVUrg6/QLLWdA1t74BtECxnNDU/Mmzu8jZw/bpX+bkTy85WSn/ZiO4VnP++5L2PbSZememP0qPXabfHOXrB6vKVkTvshJsmKksuJzIyoGFAaKR/q1g1PVnkXo+naKwZKprALzeFDO6Nz1xl16iu6y6xFP6ACxoJQA7Wa+s5zkEYOfdQ== Received: from BN9PR03CA0962.namprd03.prod.outlook.com (2603:10b6:408:109::7) by MW4PR12MB7384.namprd12.prod.outlook.com (2603:10b6:303:22b::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7807.33; Mon, 12 Aug 2024 13:01:08 +0000 Received: from BL02EPF0001A0FF.namprd03.prod.outlook.com (2603:10b6:408:109:cafe::ff) by BN9PR03CA0962.outlook.office365.com (2603:10b6:408:109::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7828.33 via Frontend Transport; Mon, 12 Aug 2024 13:01:08 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by BL02EPF0001A0FF.mail.protection.outlook.com (10.167.242.106) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7828.19 via Frontend Transport; Mon, 12 Aug 2024 13:01:07 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 12 Aug 2024 06:00:47 -0700 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 12 Aug 2024 06:00:45 -0700 From: Xueming Li To: Brian Dooley CC: , Arkadiusz Kusztal , dpdk stable Subject: patch 'crypto/qat: fix GEN4 write' has been queued to stable release 23.11.2 Date: Mon, 12 Aug 2024 20:49:42 +0800 Message-ID: <20240812125035.389667-106-xuemingl@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240812125035.389667-1-xuemingl@nvidia.com> References: <20240712110153.309690-23-xuemingl@nvidia.com> <20240812125035.389667-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL02EPF0001A0FF:EE_|MW4PR12MB7384:EE_ X-MS-Office365-Filtering-Correlation-Id: 77304c30-fa99-4bca-2a0a-08dcbaced51a X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|82310400026|1800799024|36860700013|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?lqPJfN/x4LXZiUMRhi+/HI07vhUl/wwVKyxmqX9kJT4PbVhIE99QCX2q37Qs?= =?us-ascii?Q?U62Ymy66+daZ95LWa/pOH7Q/1AyFwbhPYsjtsohvCf8Pg6shPErUOR8SPjka?= =?us-ascii?Q?GxwROMIQfgPeGV2RoQI0CVe0nDThfBERrjeXxAXhadrfe7SE3mUvfqFHb2jT?= =?us-ascii?Q?wHa0oXMlm74gaMbQ28M1cRvbyJJlgy5MD5IZgts7GaeToqvZeQiFHW5PpiuU?= =?us-ascii?Q?5NHoTFezPrnnXtimS5C6vSPIqAFcGTKinDjmQC7Tjar6pSw3mxtTxW8UFuC8?= =?us-ascii?Q?mKA45DCkHM/J/AjgR873LwjwnX9smcQKS6TGX2wKxzHXhlWTq78QdvNVp6fx?= =?us-ascii?Q?FLKsC/vLGCooijliBMyyUnOlAw8nvZph2moxp7em23Xu6PtjXmwdbpamSTdV?= =?us-ascii?Q?FQWR/SXOMjPnn7WOu6mf3b3+XLtj5Xz1opx0coj0bGDulHV00C9hOYa5WXW2?= =?us-ascii?Q?AvIfTupA825sl1yJQ/a9oZCOVOZ/VD/vYYdUjV11M9uYgxzJSlkjHeXRFRrS?= =?us-ascii?Q?ExvCWTMi+3uQGTASLL6zyKn42EWMUssZ2I0KLt6ukNYG6QGlJ+BsJgn7yQpC?= =?us-ascii?Q?qz/9bDNHmE0vKJh0EPbM4KeR2qzuD4L/YQ3lWHNVWZ7KgmCSOaNL3yX+4Qpo?= =?us-ascii?Q?txr+4eELjK6/VVzw0WdBbeTv4N7JjsNciptmXf/vtZVNIr7aj8auezues8bR?= =?us-ascii?Q?ogh/wlkqp9yN68a6yQTKiRsD8SAY0rsoN5PSew2T7bxIvzRrjbMqm5D8VW/9?= =?us-ascii?Q?WhfixZEEh+W+mzzbUhwMzEyXCAgqlgDF9rNvYLUM8D9fJwHq+Ks3rVL131o3?= =?us-ascii?Q?VkVTUXPHTSgbjyOVy6F+xN0i2PFrKuImL2jn+MNsBBVvuFmjI7aaKiX2X2Gb?= =?us-ascii?Q?JJyNaNi+7tG12+KLI9tvB2jRobNNP2ehTLzGTdDVN9ek0TUoq+gkztrwmC3p?= =?us-ascii?Q?YS4augPfvRpkM6XusW44kqFQsbiarsldBhLX5e5BDHEjXFt2ngdsBOaPA4G9?= =?us-ascii?Q?/26bW4cPhJRiaeOZ36YSTTxPjTjMLf3LndtdkqvEgQYoveXhCU5y5MALOivk?= =?us-ascii?Q?tzB7TQikhfQEwv6Y4OoVhOPaKtS4BDyT5ICODJv627nq6dg1/cyvxLmcUxtG?= =?us-ascii?Q?lm5xN0eOsTrN/tOhNmyOryajXn5KpxDkJQi1oMoc077qG6TYYS6ogiqzATnO?= =?us-ascii?Q?fETlpuUrJgyO9GWJqc88rQzOx2cEaoph1PFAU6nAgrv9mikpIeN2/qAS8XYm?= =?us-ascii?Q?9soChqwH7XS+uW0Ad5ZLM8JvIVmrbCEpe7Ah8gB1zPDHlBVMTDooiwPM52Kc?= =?us-ascii?Q?tCBanyDDpb/X8KHRkZ42KsajCTd0fLu35Z1uEeMAw/B52f1N0LK/FXFxFTJL?= =?us-ascii?Q?XkJS9mkUGcyBh6XbwfA5dZyCWmtuRSBGWXIVPDyZgl0T7IUx9UespsMeCUFL?= =?us-ascii?Q?BEUc8xkUkznq1QAB4550lDYImra8KnCq?= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(82310400026)(1800799024)(36860700013)(376014); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Aug 2024 13:01:07.8715 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 77304c30-fa99-4bca-2a0a-08dcbaced51a X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BL02EPF0001A0FF.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW4PR12MB7384 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.2 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 08/14/24. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://git.dpdk.org/dpdk-stable/log/?h=23.11-staging This queued commit can be viewed at: https://git.dpdk.org/dpdk-stable/commit/?h=23.11-staging&id=c6111cb5fd8bc40a1fb3c3eacd46c12793f4f72a Thanks. Xueming Li --- >From c6111cb5fd8bc40a1fb3c3eacd46c12793f4f72a Mon Sep 17 00:00:00 2001 From: Brian Dooley Date: Fri, 12 Jul 2024 15:48:51 +0100 Subject: [PATCH] crypto/qat: fix GEN4 write Cc: Xueming Li [ upstream commit c355c2d8e65f02fa9621249c9b2a111477230c89 ] All generations of QAT use the same Gen1 raw datapath. Gen4 needs a different WRITE function than other generations. Added separation for configuration of raw ctx for Gen4 from the Gen1 codepath. Fixes: 85fec6fd9674 ("crypto/qat: unify raw data path functions") Signed-off-by: Brian Dooley Acked-by: Arkadiusz Kusztal --- drivers/crypto/qat/dev/qat_crypto_pmd_gen4.c | 121 ++++++++++++++++++- drivers/crypto/qat/dev/qat_crypto_pmd_gens.h | 6 + 2 files changed, 123 insertions(+), 4 deletions(-) diff --git a/drivers/crypto/qat/dev/qat_crypto_pmd_gen4.c b/drivers/crypto/qat/dev/qat_crypto_pmd_gen4.c index de72383d4b..b44acece7c 100644 --- a/drivers/crypto/qat/dev/qat_crypto_pmd_gen4.c +++ b/drivers/crypto/qat/dev/qat_crypto_pmd_gen4.c @@ -9,6 +9,7 @@ #include "qat_asym.h" #include "qat_crypto.h" #include "qat_crypto_pmd_gens.h" +#include "adf_transport_access_macros_gen4vf.h" static struct rte_cryptodev_capabilities qat_sym_crypto_legacy_caps_gen4[] = { @@ -233,6 +234,78 @@ qat_sym_build_op_aead_gen4(void *in_op, struct qat_sym_session *ctx, return 0; } +int +qat_sym_dp_enqueue_done_gen4(void *qp_data, uint8_t *drv_ctx, uint32_t n) +{ + struct qat_qp *qp = qp_data; + struct qat_queue *tx_queue = &qp->tx_q; + struct qat_sym_dp_ctx *dp_ctx = (void *)drv_ctx; + + if (unlikely(dp_ctx->cached_enqueue != n)) + return -1; + + qp->enqueued += n; + qp->stats.enqueued_count += n; + + tx_queue->tail = dp_ctx->tail; + + WRITE_CSR_RING_TAIL_GEN4VF(qp->mmap_bar_addr, + tx_queue->hw_bundle_number, + tx_queue->hw_queue_number, tx_queue->tail); + + tx_queue->csr_tail = tx_queue->tail; + dp_ctx->cached_enqueue = 0; + + return 0; +} + +int +qat_sym_dp_dequeue_done_gen4(void *qp_data, uint8_t *drv_ctx, uint32_t n) +{ + struct qat_qp *qp = qp_data; + struct qat_queue *rx_queue = &qp->rx_q; + struct qat_sym_dp_ctx *dp_ctx = (void *)drv_ctx; + + if (unlikely(dp_ctx->cached_dequeue != n)) + return -1; + + rx_queue->head = dp_ctx->head; + rx_queue->nb_processed_responses += n; + qp->dequeued += n; + qp->stats.dequeued_count += n; + if (rx_queue->nb_processed_responses > QAT_CSR_HEAD_WRITE_THRESH) { + uint32_t old_head, new_head; + uint32_t max_head; + + old_head = rx_queue->csr_head; + new_head = rx_queue->head; + max_head = qp->nb_descriptors * rx_queue->msg_size; + + /* write out free descriptors */ + void *cur_desc = (uint8_t *)rx_queue->base_addr + old_head; + + if (new_head < old_head) { + memset(cur_desc, ADF_RING_EMPTY_SIG_BYTE, + max_head - old_head); + memset(rx_queue->base_addr, ADF_RING_EMPTY_SIG_BYTE, + new_head); + } else { + memset(cur_desc, ADF_RING_EMPTY_SIG_BYTE, new_head - + old_head); + } + rx_queue->nb_processed_responses = 0; + rx_queue->csr_head = new_head; + + /* write current head to CSR */ + WRITE_CSR_RING_HEAD_GEN4VF(qp->mmap_bar_addr, + rx_queue->hw_bundle_number, rx_queue->hw_queue_number, + new_head); + } + + dp_ctx->cached_dequeue = 0; + return 0; +} + static int qat_sym_crypto_set_session_gen4(void *cdev, void *session) { @@ -390,11 +463,51 @@ qat_sym_configure_raw_dp_ctx_gen4(void *_raw_dp_ctx, void *_ctx) { struct rte_crypto_raw_dp_ctx *raw_dp_ctx = _raw_dp_ctx; struct qat_sym_session *ctx = _ctx; - int ret; - ret = qat_sym_configure_raw_dp_ctx_gen1(_raw_dp_ctx, _ctx); - if (ret < 0) - return ret; + raw_dp_ctx->enqueue_done = qat_sym_dp_enqueue_done_gen4; + raw_dp_ctx->dequeue_burst = qat_sym_dp_dequeue_burst_gen1; + raw_dp_ctx->dequeue = qat_sym_dp_dequeue_single_gen1; + raw_dp_ctx->dequeue_done = qat_sym_dp_dequeue_done_gen4; + + if ((ctx->qat_cmd == ICP_QAT_FW_LA_CMD_HASH_CIPHER || + ctx->qat_cmd == ICP_QAT_FW_LA_CMD_CIPHER_HASH) && + !ctx->is_gmac) { + /* AES-GCM or AES-CCM */ + if (ctx->qat_hash_alg == ICP_QAT_HW_AUTH_ALGO_GALOIS_128 || + ctx->qat_hash_alg == ICP_QAT_HW_AUTH_ALGO_GALOIS_64 || + (ctx->qat_cipher_alg == ICP_QAT_HW_CIPHER_ALGO_AES128 + && ctx->qat_mode == ICP_QAT_HW_CIPHER_CTR_MODE + && ctx->qat_hash_alg == + ICP_QAT_HW_AUTH_ALGO_AES_CBC_MAC)) { + raw_dp_ctx->enqueue_burst = + qat_sym_dp_enqueue_aead_jobs_gen1; + raw_dp_ctx->enqueue = + qat_sym_dp_enqueue_single_aead_gen1; + } else { + raw_dp_ctx->enqueue_burst = + qat_sym_dp_enqueue_chain_jobs_gen1; + raw_dp_ctx->enqueue = + qat_sym_dp_enqueue_single_chain_gen1; + } + } else if (ctx->qat_cmd == ICP_QAT_FW_LA_CMD_AUTH || ctx->is_gmac) { + raw_dp_ctx->enqueue_burst = qat_sym_dp_enqueue_auth_jobs_gen1; + raw_dp_ctx->enqueue = qat_sym_dp_enqueue_single_auth_gen1; + } else if (ctx->qat_cmd == ICP_QAT_FW_LA_CMD_CIPHER) { + if (ctx->qat_mode == ICP_QAT_HW_CIPHER_AEAD_MODE || + ctx->qat_cipher_alg == + ICP_QAT_HW_CIPHER_ALGO_CHACHA20_POLY1305) { + raw_dp_ctx->enqueue_burst = + qat_sym_dp_enqueue_aead_jobs_gen1; + raw_dp_ctx->enqueue = + qat_sym_dp_enqueue_single_aead_gen1; + } else { + raw_dp_ctx->enqueue_burst = + qat_sym_dp_enqueue_cipher_jobs_gen1; + raw_dp_ctx->enqueue = + qat_sym_dp_enqueue_single_cipher_gen1; + } + } else + return -1; if (ctx->is_single_pass && ctx->is_ucs) { raw_dp_ctx->enqueue_burst = qat_sym_dp_enqueue_aead_jobs_gen4; diff --git a/drivers/crypto/qat/dev/qat_crypto_pmd_gens.h b/drivers/crypto/qat/dev/qat_crypto_pmd_gens.h index 24044bec13..b87253ae02 100644 --- a/drivers/crypto/qat/dev/qat_crypto_pmd_gens.h +++ b/drivers/crypto/qat/dev/qat_crypto_pmd_gens.h @@ -1009,6 +1009,12 @@ qat_sym_dp_enqueue_done_gen1(void *qp_data, uint8_t *drv_ctx, uint32_t n); int qat_sym_dp_dequeue_done_gen1(void *qp_data, uint8_t *drv_ctx, uint32_t n); +int +qat_sym_dp_enqueue_done_gen4(void *qp_data, uint8_t *drv_ctx, uint32_t n); + +int +qat_sym_dp_dequeue_done_gen4(void *qp_data, uint8_t *drv_ctx, uint32_t n); + int qat_sym_configure_raw_dp_ctx_gen1(void *_raw_dp_ctx, void *_ctx); -- 2.34.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2024-08-12 20:44:05.841211335 +0800 +++ 0105-crypto-qat-fix-GEN4-write.patch 2024-08-12 20:44:02.405069355 +0800 @@ -1 +1 @@ -From c355c2d8e65f02fa9621249c9b2a111477230c89 Mon Sep 17 00:00:00 2001 +From c6111cb5fd8bc40a1fb3c3eacd46c12793f4f72a Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Xueming Li + +[ upstream commit c355c2d8e65f02fa9621249c9b2a111477230c89 ] @@ -12 +14,0 @@ -Cc: stable@dpdk.org @@ -22 +24 @@ -index 5e808a60bf..6a5d6e78b9 100644 +index de72383d4b..b44acece7c 100644 @@ -109 +111 @@ - int + static int @@ -169 +171 @@ -index 1f5d2583c4..2c5816e696 100644 +index 24044bec13..b87253ae02 100644 @@ -172 +174 @@ -@@ -1040,6 +1040,12 @@ qat_sym_dp_enqueue_done_gen1(void *qp_data, uint8_t *drv_ctx, uint32_t n); +@@ -1009,6 +1009,12 @@ qat_sym_dp_enqueue_done_gen1(void *qp_data, uint8_t *drv_ctx, uint32_t n);