From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 3FAA7457A1 for ; Mon, 12 Aug 2024 14:55:34 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 2FF8C402C3; Mon, 12 Aug 2024 14:55:34 +0200 (CEST) Received: from NAM10-MW2-obe.outbound.protection.outlook.com (mail-mw2nam10on2053.outbound.protection.outlook.com [40.107.94.53]) by mails.dpdk.org (Postfix) with ESMTP id 53D264029C for ; Mon, 12 Aug 2024 14:55:32 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Yd0PNAvvOzmWoKMgSkE5Paq7VVZ2/dbcgioBfd+qTT+6CXKRF7tVacXnOrdFBbk+yp1qsFnzfBBouYzlnHzxrbXtk+qmKL3MZRQN4ySd4l0KJ/yptCXhJ/fjrNNuCP2Gpuh+lVwAg9RDcQjlFvxoz0gtCFintDfywEDSnFUC4cGzD5KlsVCnG0utFnk3F1rED9jm2Fe91zcg/TbRouVOxLuQwvWXRXQF08mpB3PiSTr+jtqcjfMPf3N1PiRwQwXk9Af1s3oNybjNjL6ejEX/O/wAtnEH3aq0JccCyNEP9T3WT+lxFjBSWqjKTqXwObI0BRbeoRqH/UuNeewATNVEdA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FtIypJJcgkVi+Ftq+qZne13OmeWAhPp7j0nnLFXxIGw=; b=RqjdnXDXVbwZea4KA4OF0brDree8Gvben+6LJ4M1GL9tWx1QtVdzMEBdzoz9v9SQ1jA8SHciM0pNAE1JoMAMM+Etrs6hcwry53F+sEdnItLxFvKxsIlCWuzJcAro+3pvMqnRe2FrPGG3ulLyCR2hBkbQRdivRDvl6/GBypsmWRsW/yVewGGqzr07+GuPN1Bd1XJqr2ZZdtrtURfnJuVB7hj9mwBupl739EgocRg0xYbaDbdPFtEeu7URzmpY99m4A1YBvRIvCCOfvWoaXGbCNjzFVrTPwvb9BZNicMi8c9Vs+FQpwY5DUbx+AYfCGSXMwENpSfdg6qZ/AnNvj8rytg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=FtIypJJcgkVi+Ftq+qZne13OmeWAhPp7j0nnLFXxIGw=; b=j3wm8EAd2ej4NPq55C+XACfWwrJJXLHRDtyrPP1p/gLR8W5gh6oKnaSBOFz7hqcteFYOvuNwzqDK384E+eJtaTnaf24/W32Hm6bFTu3FQVexqkGOQ7iBh7iJLUJZnAaIf2IGLLdxyMQ/RMuGP44BTPHTcmL0NN5/iXryq9/IQuVuQ41RMERx2N3qHQeb6nFfPAhqqnAKPTpGaafNujPJON1n4Z4yEzm9foZ+N7CkccomCcUDzIiIc0auNWhMfqw/8IJqRCAB94Hm2McBnfW4shw08X5/yOqorze+bVsJ4fVlLO2nps7Eo8fm15RamlsHybrtU7oCZ7Bb8oXs8qqLwg== Received: from DM6PR08CA0064.namprd08.prod.outlook.com (2603:10b6:5:1e0::38) by MN2PR12MB4320.namprd12.prod.outlook.com (2603:10b6:208:15f::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7849.20; Mon, 12 Aug 2024 12:55:28 +0000 Received: from DS1PEPF00017094.namprd03.prod.outlook.com (2603:10b6:5:1e0:cafe::97) by DM6PR08CA0064.outlook.office365.com (2603:10b6:5:1e0::38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7849.20 via Frontend Transport; Mon, 12 Aug 2024 12:55:28 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by DS1PEPF00017094.mail.protection.outlook.com (10.167.17.137) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7828.19 via Frontend Transport; Mon, 12 Aug 2024 12:55:28 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 12 Aug 2024 05:55:18 -0700 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Mon, 12 Aug 2024 05:55:16 -0700 From: Xueming Li To: Rongwei Liu CC: , Viacheslav Ovsiienko , "dpdk stable" Subject: patch 'net/mlx5: fix start without duplicate flow patterns' has been queued to stable release 23.11.2 Date: Mon, 12 Aug 2024 20:48:45 +0800 Message-ID: <20240812125035.389667-49-xuemingl@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240812125035.389667-1-xuemingl@nvidia.com> References: <20240712110153.309690-23-xuemingl@nvidia.com> <20240812125035.389667-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS1PEPF00017094:EE_|MN2PR12MB4320:EE_ X-MS-Office365-Filtering-Correlation-Id: 8e93d143-d6e4-477a-e241-08dcbace0aaf X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|376014|82310400026|1800799024; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?BuxVPgXjZbzw2HJJCPOWxfr7LeGVCGn3Tl9+Dcc9emDDgFnJyuBrLs4YVGeE?= =?us-ascii?Q?kMBwPKXVRNtAusCLNzihgf1T65jrGCRf6VFQmOTnp+Sbuebt7FnnQxsCzbQ1?= =?us-ascii?Q?hYc0E2KNsVjxkpUV76xskOcGz6iM68yZn8giPxqB+/PfCnMNXkRPz00KHjD2?= =?us-ascii?Q?xCW6FJ19wuZ4HyNU49TTU1l6MIzbEe2O7Gs6IF7HzQSynrx53MEbsO00KQ2G?= =?us-ascii?Q?wntSGTyE4ffVhG9NgAgdzgkwnUniVYRrOs4ueBoV5F686Tl38vdrjVtHZXpz?= =?us-ascii?Q?9OhA3GyqoNywv6CBPK64/qXeHKrleqtRyZPuk8fFZ8HQeQofNRsGPCncTsgl?= =?us-ascii?Q?soogSKt3LodnZZQBM829GyYnN7MMlUIMwwLhg68+BlzAkmNDJI1Fn+7MumBi?= =?us-ascii?Q?Z7iK0zbHEpIldK5FpRbFFd4T0+brYdJ1/Yr/jf6yfnGcyxMAbNjzqSs0Zueu?= =?us-ascii?Q?MiWxd9gzOHZZoU1xEPCMIpSBEFgDIcVHmfFNIV32RquR4Jhc1ygrucz1k6FS?= =?us-ascii?Q?egPfctRM8BAl6uCFDwY3i8hCjHwiIL3tlKxjwkiWhPNvCdulP1plpFdhH4AS?= =?us-ascii?Q?ksjq91RRhWXXHvr1z5Z3VZVnGLTN1g4JnaVGb/6lwe+1fKfr9SuixiqTObOx?= =?us-ascii?Q?/hxEjQtEyk48G2HlBX1E3QTLUm3YEHmgdr7c9+liNxTlXWIz8yBb2Bk/vqUa?= =?us-ascii?Q?W+JI1GBmt27nsPDRS5OujlUFecrm11JNU+2NSeiJjSJiahzjqpugwS/ZCuC1?= =?us-ascii?Q?7EVUPGH4MsH6kImlvmBZ0Kb0y/lxir4lkkxKAaBw8hHCANoFaCDK5Y4jZKfX?= =?us-ascii?Q?MZo7kR6PYAlulyV+ctX3nyimScZccXLLz6MCeV1RM5cHIkxE+NWjsYG4ZClM?= =?us-ascii?Q?WxGSi73+txVXt4GxCS6GgI3cqCCD+p8rK/GaKjH60YVcgtrM4c17oZK1qOsI?= =?us-ascii?Q?s5TKQNgbX/1hEEAbjHM+dvvCXncyFJTwoszEB6Jir5Yl6TLFdCsmuM+YuzFP?= =?us-ascii?Q?BYkTp+BkIB1z2i9oVy4EE4Tm44yqNU9/vft19IzY4KdmEnR1cfih28s2YI2P?= =?us-ascii?Q?axl7CvlR4dh1GRppondh4e1WH8Eyi9CwUHh7Xof/nTkk0TlveXEqn/OzDr4f?= =?us-ascii?Q?aVKuGO3iUr3uen0t8weBC3V2G7EtXJP7a9j53ng9s3r1ttIjY+Z4qaKlflJQ?= =?us-ascii?Q?0+284QD+DSRBgnW7gc6sf4TQoJnwZ84PSORY6D3gNZbpXdv8cOQVUfopeZqi?= =?us-ascii?Q?9m8Ivh4EO284eAC4xgrkym0Fsk/HFr2y4wBttoRDgSgjqEHsg+q4wPYlVfux?= =?us-ascii?Q?s9jJRmHT/XXKH5YcEgtMMcQuenmmKFtaXK8V3NZ2mKMQytPgV/8MC7HO/szB?= =?us-ascii?Q?e3V09DQp/UMNRdq1+bD3FfEJm+bZATrK6wTQioBwOEVW19vfI2zJXYWVL8WJ?= =?us-ascii?Q?oyUCdkN9//oS2crUMoBap9Zy+vZ3FrUC?= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(36860700013)(376014)(82310400026)(1800799024); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 12 Aug 2024 12:55:28.3689 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 8e93d143-d6e4-477a-e241-08dcbace0aaf X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DS1PEPF00017094.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4320 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.2 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 08/14/24. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://git.dpdk.org/dpdk-stable/log/?h=23.11-staging This queued commit can be viewed at: https://git.dpdk.org/dpdk-stable/commit/?h=23.11-staging&id=d88beb497f74e9180ab15b7036923952de84bd07 Thanks. Xueming Li --- >From d88beb497f74e9180ab15b7036923952de84bd07 Mon Sep 17 00:00:00 2001 From: Rongwei Liu Date: Thu, 13 Jun 2024 15:45:28 +0300 Subject: [PATCH] net/mlx5: fix start without duplicate flow patterns Cc: Xueming Li [ upstream commit 13b5713a627d313d4717923df4c37158b1cb4019 ] When devargs "allow_duplicate_pattern=0" is specified, PMD won't allow duplicated flows to be inserted and return EEXIST as rte_errno. The queue/RSS split table is shared globally by all representors and PMD didn't prepend port information into it, so all the following ports tries to insert the same flows and cause PMD insertion failure. Using the hash list to manage it can solve the issue. Fixes: ddb68e47331e ("net/mlx5: add extended metadata mode for HWS") Signed-off-by: Rongwei Liu Acked-by: Viacheslav Ovsiienko --- drivers/net/mlx5/linux/mlx5_os.c | 106 +++++++++++++++++-------------- drivers/net/mlx5/mlx5.c | 2 - drivers/net/mlx5/mlx5.h | 4 +- drivers/net/mlx5/mlx5_flow.c | 16 ++--- 4 files changed, 67 insertions(+), 61 deletions(-) diff --git a/drivers/net/mlx5/linux/mlx5_os.c b/drivers/net/mlx5/linux/mlx5_os.c index fd104dabb2..2cf609873a 100644 --- a/drivers/net/mlx5/linux/mlx5_os.c +++ b/drivers/net/mlx5/linux/mlx5_os.c @@ -455,15 +455,16 @@ __mlx5_discovery_misc5_cap(struct mlx5_priv *priv) * Routine checks the reference counter and does actual * resources creation/initialization only if counter is zero. * - * @param[in] priv - * Pointer to the private device data structure. + * @param[in] eth_dev + * Pointer to the device. * * @return * Zero on success, positive error code otherwise. */ static int -mlx5_alloc_shared_dr(struct mlx5_priv *priv) +mlx5_alloc_shared_dr(struct rte_eth_dev *eth_dev) { + struct mlx5_priv *priv = eth_dev->data->dev_private; struct mlx5_dev_ctx_shared *sh = priv->sh; char s[MLX5_NAME_SIZE] __rte_unused; int err; @@ -578,6 +579,44 @@ mlx5_alloc_shared_dr(struct mlx5_priv *priv) err = errno; goto error; } + + if (sh->config.dv_flow_en == 1) { + /* Query availability of metadata reg_c's. */ + if (!priv->sh->metadata_regc_check_flag) { + err = mlx5_flow_discover_mreg_c(eth_dev); + if (err < 0) { + err = -err; + goto error; + } + } + if (!mlx5_flow_ext_mreg_supported(eth_dev)) { + DRV_LOG(DEBUG, + "port %u extensive metadata register is not supported", + eth_dev->data->port_id); + if (sh->config.dv_xmeta_en != MLX5_XMETA_MODE_LEGACY) { + DRV_LOG(ERR, "metadata mode %u is not supported " + "(no metadata registers available)", + sh->config.dv_xmeta_en); + err = ENOTSUP; + goto error; + } + } + if (sh->config.dv_xmeta_en != MLX5_XMETA_MODE_LEGACY && + mlx5_flow_ext_mreg_supported(eth_dev) && sh->dv_regc0_mask) { + sh->mreg_cp_tbl = mlx5_hlist_create(MLX5_FLOW_MREG_HNAME, + MLX5_FLOW_MREG_HTABLE_SZ, + false, true, eth_dev, + flow_dv_mreg_create_cb, + flow_dv_mreg_match_cb, + flow_dv_mreg_remove_cb, + flow_dv_mreg_clone_cb, + flow_dv_mreg_clone_free_cb); + if (!sh->mreg_cp_tbl) { + err = ENOMEM; + goto error; + } + } + } #endif if (!sh->tunnel_hub && sh->config.dv_miss_info) err = mlx5_alloc_tunnel_hub(sh); @@ -662,6 +701,10 @@ error: mlx5_list_destroy(sh->dest_array_list); sh->dest_array_list = NULL; } + if (sh->mreg_cp_tbl) { + mlx5_hlist_destroy(sh->mreg_cp_tbl); + sh->mreg_cp_tbl = NULL; + } return err; } @@ -759,6 +802,10 @@ mlx5_os_free_shared_dr(struct mlx5_priv *priv) mlx5_list_destroy(sh->dest_array_list); sh->dest_array_list = NULL; } + if (sh->mreg_cp_tbl) { + mlx5_hlist_destroy(sh->mreg_cp_tbl); + sh->mreg_cp_tbl = NULL; + } } /** @@ -1545,13 +1592,6 @@ err_secondary: } /* Create context for virtual machine VLAN workaround. */ priv->vmwa_context = mlx5_vlan_vmwa_init(eth_dev, spawn->ifindex); - if (sh->config.dv_flow_en) { - err = mlx5_alloc_shared_dr(priv); - if (err) - goto error; - if (mlx5_flex_item_port_init(eth_dev) < 0) - goto error; - } if (mlx5_devx_obj_ops_en(sh)) { priv->obj_ops = devx_obj_ops; mlx5_queue_counter_id_prepare(eth_dev); @@ -1602,6 +1642,13 @@ err_secondary: goto error; } rte_rwlock_init(&priv->ind_tbls_lock); + if (sh->config.dv_flow_en) { + err = mlx5_alloc_shared_dr(eth_dev); + if (err) + goto error; + if (mlx5_flex_item_port_init(eth_dev) < 0) + goto error; + } if (priv->sh->config.dv_flow_en == 2) { #ifdef HAVE_MLX5_HWS_SUPPORT if (priv->sh->config.dv_esw_en) { @@ -1682,43 +1729,6 @@ err_secondary: err = -err; goto error; } - /* Query availability of metadata reg_c's. */ - if (!priv->sh->metadata_regc_check_flag) { - err = mlx5_flow_discover_mreg_c(eth_dev); - if (err < 0) { - err = -err; - goto error; - } - } - if (!mlx5_flow_ext_mreg_supported(eth_dev)) { - DRV_LOG(DEBUG, - "port %u extensive metadata register is not supported", - eth_dev->data->port_id); - if (sh->config.dv_xmeta_en != MLX5_XMETA_MODE_LEGACY) { - DRV_LOG(ERR, "metadata mode %u is not supported " - "(no metadata registers available)", - sh->config.dv_xmeta_en); - err = ENOTSUP; - goto error; - } - } - if (sh->config.dv_flow_en && - sh->config.dv_xmeta_en != MLX5_XMETA_MODE_LEGACY && - mlx5_flow_ext_mreg_supported(eth_dev) && - priv->sh->dv_regc0_mask) { - priv->mreg_cp_tbl = mlx5_hlist_create(MLX5_FLOW_MREG_HNAME, - MLX5_FLOW_MREG_HTABLE_SZ, - false, true, eth_dev, - flow_dv_mreg_create_cb, - flow_dv_mreg_match_cb, - flow_dv_mreg_remove_cb, - flow_dv_mreg_clone_cb, - flow_dv_mreg_clone_free_cb); - if (!priv->mreg_cp_tbl) { - err = ENOMEM; - goto error; - } - } rte_spinlock_init(&priv->shared_act_sl); mlx5_flow_counter_mode_config(eth_dev); mlx5_flow_drop_action_config(eth_dev); @@ -1737,8 +1747,6 @@ error: priv->sh->config.dv_esw_en) flow_hw_destroy_vport_action(eth_dev); #endif - if (priv->mreg_cp_tbl) - mlx5_hlist_destroy(priv->mreg_cp_tbl); if (priv->sh) mlx5_os_free_shared_dr(priv); if (priv->nl_socket_route >= 0) diff --git a/drivers/net/mlx5/mlx5.c b/drivers/net/mlx5/mlx5.c index 417e88e848..8d4a0a3dda 100644 --- a/drivers/net/mlx5/mlx5.c +++ b/drivers/net/mlx5/mlx5.c @@ -2296,8 +2296,6 @@ mlx5_dev_close(struct rte_eth_dev *dev) mlx5_devx_cmd_destroy(priv->q_counters); priv->q_counters = NULL; } - if (priv->mreg_cp_tbl) - mlx5_hlist_destroy(priv->mreg_cp_tbl); mlx5_mprq_free_mp(dev); mlx5_os_free_shared_dr(priv); #ifdef HAVE_MLX5_HWS_SUPPORT diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index 33401d96e4..1ac8e07d07 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -1481,6 +1481,8 @@ struct mlx5_dev_ctx_shared { struct mlx5_hlist *flow_tbls; /* SWS flow table. */ struct mlx5_hlist *groups; /* HWS flow group. */ }; + struct mlx5_hlist *mreg_cp_tbl; + /* Hash table of Rx metadata register copy table. */ struct mlx5_flow_tunnel_hub *tunnel_hub; /* Direct Rules tables for FDB, NIC TX+RX */ void *dr_drop_action; /* Pointer to DR drop action, any domain. */ @@ -1904,8 +1906,6 @@ struct mlx5_priv { int nl_socket_rdma; /* Netlink socket (NETLINK_RDMA). */ int nl_socket_route; /* Netlink socket (NETLINK_ROUTE). */ struct mlx5_nl_vlan_vmwa_context *vmwa_context; /* VLAN WA context. */ - struct mlx5_hlist *mreg_cp_tbl; - /* Hash table of Rx metadata register copy table. */ struct mlx5_mtr_config mtr_config; /* Meter configuration */ uint8_t mtr_sfx_reg; /* Meter prefix-suffix flow match REG_C. */ struct mlx5_legacy_flow_meters flow_meters; /* MTR list. */ diff --git a/drivers/net/mlx5/mlx5_flow.c b/drivers/net/mlx5/mlx5_flow.c index ccfd189c1f..85b9ae3901 100644 --- a/drivers/net/mlx5/mlx5_flow.c +++ b/drivers/net/mlx5/mlx5_flow.c @@ -5228,8 +5228,8 @@ flow_mreg_add_copy_action(struct rte_eth_dev *dev, uint32_t mark_id, }; /* Check if already registered. */ - MLX5_ASSERT(priv->mreg_cp_tbl); - entry = mlx5_hlist_register(priv->mreg_cp_tbl, mark_id, &ctx); + MLX5_ASSERT(priv->sh->mreg_cp_tbl); + entry = mlx5_hlist_register(priv->sh->mreg_cp_tbl, mark_id, &ctx); if (!entry) return NULL; return container_of(entry, struct mlx5_flow_mreg_copy_resource, @@ -5268,10 +5268,10 @@ flow_mreg_del_copy_action(struct rte_eth_dev *dev, return; mcp_res = mlx5_ipool_get(priv->sh->ipool[MLX5_IPOOL_MCP], flow->rix_mreg_copy); - if (!mcp_res || !priv->mreg_cp_tbl) + if (!mcp_res || !priv->sh->mreg_cp_tbl) return; MLX5_ASSERT(mcp_res->rix_flow); - mlx5_hlist_unregister(priv->mreg_cp_tbl, &mcp_res->hlist_ent); + mlx5_hlist_unregister(priv->sh->mreg_cp_tbl, &mcp_res->hlist_ent); flow->rix_mreg_copy = 0; } @@ -5293,14 +5293,14 @@ flow_mreg_del_default_copy_action(struct rte_eth_dev *dev) uint32_t mark_id; /* Check if default flow is registered. */ - if (!priv->mreg_cp_tbl) + if (!priv->sh->mreg_cp_tbl) return; mark_id = MLX5_DEFAULT_COPY_ID; ctx.data = &mark_id; - entry = mlx5_hlist_lookup(priv->mreg_cp_tbl, mark_id, &ctx); + entry = mlx5_hlist_lookup(priv->sh->mreg_cp_tbl, mark_id, &ctx); if (!entry) return; - mlx5_hlist_unregister(priv->mreg_cp_tbl, entry); + mlx5_hlist_unregister(priv->sh->mreg_cp_tbl, entry); } /** @@ -5338,7 +5338,7 @@ flow_mreg_add_default_copy_action(struct rte_eth_dev *dev, */ mark_id = MLX5_DEFAULT_COPY_ID; ctx.data = &mark_id; - if (mlx5_hlist_lookup(priv->mreg_cp_tbl, mark_id, &ctx)) + if (mlx5_hlist_lookup(priv->sh->mreg_cp_tbl, mark_id, &ctx)) return 0; mcp_res = flow_mreg_add_copy_action(dev, mark_id, error); if (!mcp_res) -- 2.34.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2024-08-12 20:44:04.128429571 +0800 +++ 0048-net-mlx5-fix-start-without-duplicate-flow-patterns.patch 2024-08-12 20:44:02.045069285 +0800 @@ -1 +1 @@ -From 13b5713a627d313d4717923df4c37158b1cb4019 Mon Sep 17 00:00:00 2001 +From d88beb497f74e9180ab15b7036923952de84bd07 Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Xueming Li + +[ upstream commit 13b5713a627d313d4717923df4c37158b1cb4019 ] @@ -16 +18,0 @@ -Cc: stable@dpdk.org @@ -28 +30 @@ -index 1753acd050..50f4810bff 100644 +index fd104dabb2..2cf609873a 100644 @@ -31 +33 @@ -@@ -467,15 +467,16 @@ __mlx5_discovery_misc5_cap(struct mlx5_priv *priv) +@@ -455,15 +455,16 @@ __mlx5_discovery_misc5_cap(struct mlx5_priv *priv) @@ -51 +53 @@ -@@ -590,6 +591,44 @@ mlx5_alloc_shared_dr(struct mlx5_priv *priv) +@@ -578,6 +579,44 @@ mlx5_alloc_shared_dr(struct mlx5_priv *priv) @@ -96 +98 @@ -@@ -674,6 +713,10 @@ error: +@@ -662,6 +701,10 @@ error: @@ -107 +109 @@ -@@ -771,6 +814,10 @@ mlx5_os_free_shared_dr(struct mlx5_priv *priv) +@@ -759,6 +802,10 @@ mlx5_os_free_shared_dr(struct mlx5_priv *priv) @@ -118 +120 @@ -@@ -1572,13 +1619,6 @@ err_secondary: +@@ -1545,13 +1592,6 @@ err_secondary: @@ -132 +134 @@ -@@ -1629,6 +1669,13 @@ err_secondary: +@@ -1602,6 +1642,13 @@ err_secondary: @@ -143,4 +145,4 @@ - if (sh->phdev->config.ipv6_tc_fallback == MLX5_IPV6_TC_UNKNOWN) { - sh->phdev->config.ipv6_tc_fallback = MLX5_IPV6_TC_OK; - if (!sh->cdev->config.hca_attr.modify_outer_ipv6_traffic_class || -@@ -1715,43 +1762,6 @@ err_secondary: + if (priv->sh->config.dv_flow_en == 2) { + #ifdef HAVE_MLX5_HWS_SUPPORT + if (priv->sh->config.dv_esw_en) { +@@ -1682,43 +1729,6 @@ err_secondary: @@ -190 +192 @@ -@@ -1770,8 +1780,6 @@ error: +@@ -1737,8 +1747,6 @@ error: @@ -200 +202 @@ -index 997b02c571..e482f7f0e5 100644 +index 417e88e848..8d4a0a3dda 100644 @@ -203 +205 @@ -@@ -2394,8 +2394,6 @@ mlx5_dev_close(struct rte_eth_dev *dev) +@@ -2296,8 +2296,6 @@ mlx5_dev_close(struct rte_eth_dev *dev) @@ -213 +215 @@ -index c9a3837bd2..bd149b43e5 100644 +index 33401d96e4..1ac8e07d07 100644 @@ -216 +218 @@ -@@ -1542,6 +1542,8 @@ struct mlx5_dev_ctx_shared { +@@ -1481,6 +1481,8 @@ struct mlx5_dev_ctx_shared { @@ -225 +227 @@ -@@ -1968,8 +1970,6 @@ struct mlx5_priv { +@@ -1904,8 +1906,6 @@ struct mlx5_priv { @@ -235 +237 @@ -index daf0e41c6f..833db1f320 100644 +index ccfd189c1f..85b9ae3901 100644 @@ -238 +240 @@ -@@ -5201,8 +5201,8 @@ flow_mreg_add_copy_action(struct rte_eth_dev *dev, uint32_t mark_id, +@@ -5228,8 +5228,8 @@ flow_mreg_add_copy_action(struct rte_eth_dev *dev, uint32_t mark_id, @@ -249 +251 @@ -@@ -5241,10 +5241,10 @@ flow_mreg_del_copy_action(struct rte_eth_dev *dev, +@@ -5268,10 +5268,10 @@ flow_mreg_del_copy_action(struct rte_eth_dev *dev, @@ -262 +264 @@ -@@ -5266,14 +5266,14 @@ flow_mreg_del_default_copy_action(struct rte_eth_dev *dev) +@@ -5293,14 +5293,14 @@ flow_mreg_del_default_copy_action(struct rte_eth_dev *dev) @@ -280 +282 @@ -@@ -5311,7 +5311,7 @@ flow_mreg_add_default_copy_action(struct rte_eth_dev *dev, +@@ -5338,7 +5338,7 @@ flow_mreg_add_default_copy_action(struct rte_eth_dev *dev,