From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 47EF84625C for ; Tue, 18 Feb 2025 13:36:48 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 3C9FD402A0; Tue, 18 Feb 2025 13:36:48 +0100 (CET) Received: from NAM04-BN8-obe.outbound.protection.outlook.com (mail-bn8nam04on2048.outbound.protection.outlook.com [40.107.100.48]) by mails.dpdk.org (Postfix) with ESMTP id 821BE402A0 for ; Tue, 18 Feb 2025 13:36:44 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Ggs7apvi7ZpIVqhLKbHODgSxDK6Kj2YM0fxkPXbS0kducCuZAhEv5dPfloE/FRsByzK7k75A4zlMTM7wnEgvZE/LNb+LF7dpW3b75J9aJRdDM4leXjJfiI5TD1ZVdbFlmjZRdaCel/Zg6e9Smfciccw1FdvCwAn0nxsR0aJ5oEaHw6nd/toG5OO905iA/MorAmSXpi+Cm5HbH7WAoWO1Zf1noI5DK9fNYep2Vgip1hy8/a1Al684gknYCvwolFrwWVNPlGrAZdOgWDsZz061+D+6cN/dP+jp7tA3dxlSRkKN4Ax7wmcFb4tdpGe18hc1VyjfSYO46uFrCLPYdwguOQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JkQ2+KN99Xy+mPHyWySrtpg1xijUyWAXGIZZuxD9HgA=; b=sK4TPl1BLVmd+GmDlKZ0ZEm+RyEVYhl2jYMyxObZHKKAGc4nevIiv02saOppqSJVExVOBrL04YpUsjP28Hjq0JwA/AikUgcdpFWIc+sHe50FtGNQCy5uUU2RS/GRgT6sFKTjsq+RXSdsnw/+7Eech8WBR7d9o9Wb1HyWxZMpWI4wBq+ppqMZQCjtHGQsadP8K3etXhwg4wpVlhYr7C3myQOR8DVGqxBypjHja/DAFT94fnPPTxqdgYVEg6nVbNmcRH5cqdrmItstr4gpSzaj3oXOOpffRDccdETdvLaCGiHfiHiLrNr6zJ9nOUKLK5zMadnOUdGLyc2OLYMbiXy7IQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=networkplumber.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JkQ2+KN99Xy+mPHyWySrtpg1xijUyWAXGIZZuxD9HgA=; b=OUyzo5ISLxr7eWy+g2lgQWGUqw1mA3JAaA7FsD8nKCdZL5+KTu9QFn0Avyj+HC9YyVqFcn45UqL6h2pFZYrpu8u6QGhvMqvJz7uJQvmfbkR4ra3c3vLqPJ5bnU3kCq3HlchS0QEJcp2FwJXt8CqR8Qs6/8NJ02s0VS2ozar3VB7zyDvxTpMrW82+zwv8u9pK6tpyYS0/paMjfSVllo3CuRNWwt2H6CyDtl2E/LVWuz6f8wDMqQO7ckY+M3pRX37qX4p5MtgMiA+T+yjv8CMMUSx0knCGUAk02IjKWdGbArC/ySI0wzZLb2VUuhIPGOO/TYTj6nqFm8IvENFLXoIoHw== Received: from MN0P223CA0011.NAMP223.PROD.OUTLOOK.COM (2603:10b6:208:52b::32) by CY8PR12MB7415.namprd12.prod.outlook.com (2603:10b6:930:5d::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8445.16; Tue, 18 Feb 2025 12:36:38 +0000 Received: from BN3PEPF0000B06E.namprd21.prod.outlook.com (2603:10b6:208:52b:cafe::55) by MN0P223CA0011.outlook.office365.com (2603:10b6:208:52b::32) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8445.19 via Frontend Transport; Tue, 18 Feb 2025 12:36:38 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by BN3PEPF0000B06E.mail.protection.outlook.com (10.167.243.73) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8489.2 via Frontend Transport; Tue, 18 Feb 2025 12:36:38 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Tue, 18 Feb 2025 04:36:25 -0800 Received: from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Tue, 18 Feb 2025 04:36:22 -0800 From: Xueming Li To: Stephen Hemminger CC: , David Marchand , "dpdk stable" Subject: patch 'net/thunderx/base: fix build with GCC 15' has been queued to stable release 23.11.4 Date: Tue, 18 Feb 2025 20:34:02 +0800 Message-ID: <20250218123523.36836-8-xuemingl@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250218123523.36836-1-xuemingl@nvidia.com> References: <20250218123523.36836-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN3PEPF0000B06E:EE_|CY8PR12MB7415:EE_ X-MS-Office365-Filtering-Correlation-Id: ba30738a-5f95-442e-ea9d-08dd5018e37f X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|1800799024|36860700013|376014|82310400026|13003099007|7053199007; X-Microsoft-Antispam-Message-Info: =?utf-8?B?NlY3WmY0aGVoUU9FY0FvK2R2RzQ0OGMxM29GUHYzOFI0V3AxYTc4S04welNz?= =?utf-8?B?V0VHcmpSY3loRVlPekZ1QmJLUUl6L1NpVVdEVFNwYVh0Q3RhbzlVY1JhNTVZ?= =?utf-8?B?cWVQRUZSenM3bWxuK0o2UGpZditYNDROSkJQMnc5dGV2Vktza0pYdDlXSFhM?= =?utf-8?B?NGtkeFRLYnUxbmNPZjBPMHZPR0kzOGNZdDdWSVdXK05zTFEycGU4WVRDTGZy?= =?utf-8?B?bnJYdEE1VC9GbjU1R0paRWIzTmFkZjI5bnQwbkJuUXEydmpYL3krMmFhUS9r?= =?utf-8?B?TGlRT2ZaNHFEclhZT3RySDdhcURxSVczSUtxRUllbk1BRXN6a3FMUUM0aEpp?= =?utf-8?B?M0g5bTRsN0RjOVJycklwc0xMOWVVSEl4NHFLdTZoaFJvR1NBQk4vK0JrS0hr?= =?utf-8?B?RVluY2NhRmI5QnBrWTNkSDk4ZCsxOEovTHZpVjhKRkpYQkpab05qRFJZR05B?= =?utf-8?B?NGFmWjlJdk1XS0xaN0NOVnNvbm9icXRVY3kvNDFiVzUxTFNsRFViYUNwQUh0?= =?utf-8?B?L2F5aFoxZVJqM2dUL28zZWpMSE9VbFMrSXE4WmJhclM5bEZzVWZBbnRHZ3F2?= =?utf-8?B?aGdqVHBrdmtQVjZJVWIrZWgyTWhnQmpXaXlTZDlBamYxT05pTlQ0Rm1OWmFH?= =?utf-8?B?cEo2cUFmV3I2V2pzOEE2WHlOTGN5UUgrYmpxc2Y0LzNPTGwyMEtpMlVuZ1Jn?= =?utf-8?B?VUxLcDRlZzYyNUZnWXNYTysxTEFXdUNWSjgxa0hXZEQ2akEyZ0JER3hKWjVl?= =?utf-8?B?cjZnUG5nTXVXRWtxZVZwQVRXYjRTV0hVWWtlZE1CVXBuMmtrVk1JZUQ0dFcx?= =?utf-8?B?eFVzSnNFekYyMXJPK2x4LzZRMmRiZTF3R1lsV0VYcDYrRFFhd2xFSDlncmxD?= =?utf-8?B?d1lsRlIvOWVzeVJBdGpxSkN0UzdBNGR2ZlI1dVZZWWV2QS9iaEpkZGVXSnhx?= =?utf-8?B?YkNDVG1mV0picVhLbllPRmVpVHJMZlNxNmxUZ0pZT2Qyd0xac2QyZVcvS3NL?= =?utf-8?B?cWF0ZjNIU3ZhdTJRSWFFbnBJbkI3SCsvWHJPWTBncmFxZHVVYkNldndYdVZv?= =?utf-8?B?b3czVmJ4bkFwNnA1OGVhREVJanVjd3doNzk4aGZxOUdNb1ZiMkNyUnhzeGtI?= =?utf-8?B?ZkNaYTR2aWl4S21jVzJabC81Y3VQQm5vU0xDcCttRDJJYkp6Qm1KRUhIeDFJ?= =?utf-8?B?bTg4eWJYbFNCMjJLYkJGN3NGakZ6bGN6RnIwdUdEb0J3NTdQaFJwbXU2OXo1?= =?utf-8?B?dDNORkh6MnI1TVdUeDNCUVFibXdTalYyVFUyTU4yNjQrdFpmMG9iSjNuOHBK?= =?utf-8?B?UUdWaVZOaVkwNVNPdnhnTURoYzIxdTBRbXQvNlNxcERuTi80TGZTazZrUzll?= =?utf-8?B?Z3RLSVZ5dWZ0eEdHYUFGbWU4MytFcnJUQ3BubmxybWRsdThsdDVZck1FeU5u?= =?utf-8?B?TjZEM0xYQkJmM3FXN3h6aGlCRjREM2Y1czJEb0NXZllJYkVQd0ZMMXlYV08x?= =?utf-8?B?ZkYrU0QvM0h1Y016RG95ZU5ZLzJtTytKaDVRdVBRNlBjcStJempTb3hCc1BT?= =?utf-8?B?VFdqN1o3dVB6ZUZDR2dBTmQwRDl4aGVLNHpiY1ptdm1Ld2Z5WVNFTFU3TGFy?= =?utf-8?B?b2hMM1Q4UmhJV2ZSUzNuWE91OVZtQldiVWdaMVhGNGxuaUZkbGhPalVoUVFo?= =?utf-8?B?Ymc0VUx3ZzRzK3NmcFpBV1c2bmQ2MlZ1Q3Y0Z3Q3MHV5SHZCS21iQitvYm5x?= =?utf-8?B?bUR2bklHWW5zdVhReVRBbUs0OTFMR1J1QnR2WEtoTXVETEd0ejRwK1hFUGky?= =?utf-8?B?MkVkeGlia1I5bkdYVHh4OGdWOVFWVmM3WlV4ZTM2WWFhdWRPNzhWOGRVdGxu?= =?utf-8?B?Q1RrbGc1Mkp5WS8vL3F4WWE2R2hXcSsvSmU5TUZOUnM2ZkV2ZjFIY25IdGxM?= =?utf-8?B?QkFHUVZjb2xxK3VQV0xlYjJRc1dTZ3B5c1l1SlpBNzNjVUZVRmE2TDFqRzF6?= =?utf-8?Q?7NUjatKdgdvI+EX+9h2NnAaswqpq10=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(1800799024)(36860700013)(376014)(82310400026)(13003099007)(7053199007); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Feb 2025 12:36:38.0695 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ba30738a-5f95-442e-ea9d-08dd5018e37f X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN3PEPF0000B06E.namprd21.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY8PR12MB7415 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.4 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. Please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://git.dpdk.org/dpdk-stable/log/?h=23.11-staging This queued commit can be viewed at: https://git.dpdk.org/dpdk-stable/commit/?h=23.11-staging&id=68dee34412e088bc904f639b0428b6a9a9543c72 Thanks. Xueming Li --- >From 68dee34412e088bc904f639b0428b6a9a9543c72 Mon Sep 17 00:00:00 2001 From: Stephen Hemminger Date: Mon, 20 Jan 2025 15:23:39 -0800 Subject: [PATCH] net/thunderx/base: fix build with GCC 15 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Cc: Xueming Li [ upstream commit e7133f8fb39f506dc1eef02c2927acda949ca000 ] Gcc 15 now produces warning with the base code of Thunderx driver. The issue is that Gcc now defaults to C23 mode, and the standards gods have decided that the result of partial initialization of a union is not defined for other fields. The fix is to use an empty initializer which forces full initialization. [2377/3224] Compiling C object drivers/net/thunderx/base/libnicvf_base.a.p/nicvf_mbox.c.o In function ‘nicvf_mbox_send_msg_to_pf_raw’, inlined from ‘nicvf_mbox_send_async_msg_to_pf’ at ../drivers/net/thunderx/base/nicvf_mbox.c:70:2, inlined from ‘nicvf_mbox_cfg_done’ at ../drivers/net/thunderx/base/nicvf_mbox.c:468:2: ../drivers/net/thunderx/base/nicvf_mbox.c:59:17: warning: ‘mbx’ is used uninitialized [-Wuninitialized] 59 | nicvf_reg_write(nic, mbx_addr, *mbx_data); | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ../drivers/net/thunderx/base/nicvf_mbox.c: In function ‘nicvf_mbox_cfg_done’: ../drivers/net/thunderx/base/nicvf_mbox.c:465:24: note: ‘mbx’ declared here 465 | struct nic_mbx mbx = { .msg = { 0 } }; | ^~~ In function ‘nicvf_mbox_send_msg_to_pf_raw’, inlined from ‘nicvf_mbox_send_async_msg_to_pf’ at ../drivers/net/thunderx/base/nicvf_mbox.c:70:2, inlined from ‘nicvf_mbox_link_change’ at ../drivers/net/thunderx/base/nicvf_mbox.c:477:2: ../drivers/net/thunderx/base/nicvf_mbox.c:59:17: warning: ‘mbx’ is used uninitialized [-Wuninitialized] 59 | nicvf_reg_write(nic, mbx_addr, *mbx_data); | ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ../drivers/net/thunderx/base/nicvf_mbox.c: In function ‘nicvf_mbox_link_change’: ../drivers/net/thunderx/base/nicvf_mbox.c:474:24: note: ‘mbx’ declared here 474 | struct nic_mbx mbx = { .msg = { 0 } }; Signed-off-by: Stephen Hemminger Acked-by: David Marchand --- drivers/net/thunderx/base/nicvf_mbox.c | 42 +++++++++++++------------- 1 file changed, 21 insertions(+), 21 deletions(-) diff --git a/drivers/net/thunderx/base/nicvf_mbox.c b/drivers/net/thunderx/base/nicvf_mbox.c index 0e0176974d..29407f75fa 100644 --- a/drivers/net/thunderx/base/nicvf_mbox.c +++ b/drivers/net/thunderx/base/nicvf_mbox.c @@ -212,7 +212,7 @@ int nicvf_mbox_set_mac_addr(struct nicvf *nic, const uint8_t mac[NICVF_MAC_ADDR_SIZE]) { - struct nic_mbx mbx = { .msg = {0} }; + struct nic_mbx mbx = { }; int i; mbx.msg.msg = NIC_MBOX_MSG_SET_MAC; @@ -226,7 +226,7 @@ nicvf_mbox_set_mac_addr(struct nicvf *nic, int nicvf_mbox_config_cpi(struct nicvf *nic, uint32_t qcnt) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.msg.msg = NIC_MBOX_MSG_CPI_CFG; mbx.cpi_cfg.vf_id = nic->vf_id; @@ -239,7 +239,7 @@ nicvf_mbox_config_cpi(struct nicvf *nic, uint32_t qcnt) int nicvf_mbox_get_rss_size(struct nicvf *nic) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.msg.msg = NIC_MBOX_MSG_RSS_SIZE; mbx.rss_size.vf_id = nic->vf_id; @@ -251,7 +251,7 @@ nicvf_mbox_get_rss_size(struct nicvf *nic) int nicvf_mbox_config_rss(struct nicvf *nic) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; struct nicvf_rss_reta_info *rss = &nic->rss_info; size_t tot_len = rss->rss_size; size_t cur_len; @@ -284,7 +284,7 @@ int nicvf_mbox_rq_config(struct nicvf *nic, uint16_t qidx, struct pf_rq_cfg *pf_rq_cfg) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.msg.msg = NIC_MBOX_MSG_RQ_CFG; mbx.rq.qs_num = nic->vf_id; @@ -296,7 +296,7 @@ nicvf_mbox_rq_config(struct nicvf *nic, uint16_t qidx, int nicvf_mbox_sq_config(struct nicvf *nic, uint16_t qidx) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.msg.msg = NIC_MBOX_MSG_SQ_CFG; mbx.sq.qs_num = nic->vf_id; @@ -309,7 +309,7 @@ nicvf_mbox_sq_config(struct nicvf *nic, uint16_t qidx) int nicvf_mbox_qset_config(struct nicvf *nic, struct pf_qs_cfg *qs_cfg) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; #if NICVF_BYTE_ORDER == NICVF_BIG_ENDIAN qs_cfg->be = 1; @@ -325,7 +325,7 @@ nicvf_mbox_qset_config(struct nicvf *nic, struct pf_qs_cfg *qs_cfg) int nicvf_mbox_request_sqs(struct nicvf *nic) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; size_t i; assert_primary(nic); @@ -346,7 +346,7 @@ nicvf_mbox_request_sqs(struct nicvf *nic) int nicvf_mbox_rq_drop_config(struct nicvf *nic, uint16_t qidx, bool enable) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; struct pf_rq_drop_cfg *drop_cfg; /* Enable CQ drop to reserve sufficient CQEs for all tx packets */ @@ -365,7 +365,7 @@ nicvf_mbox_rq_drop_config(struct nicvf *nic, uint16_t qidx, bool enable) int nicvf_mbox_update_hw_max_frs(struct nicvf *nic, uint16_t mtu) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.msg.msg = NIC_MBOX_MSG_SET_MAX_FRS; mbx.frs.max_frs = mtu; @@ -376,7 +376,7 @@ nicvf_mbox_update_hw_max_frs(struct nicvf *nic, uint16_t mtu) int nicvf_mbox_rq_sync(struct nicvf *nic) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; /* Make sure all packets in the pipeline are written back into mem */ mbx.msg.msg = NIC_MBOX_MSG_RQ_SW_SYNC; @@ -387,7 +387,7 @@ nicvf_mbox_rq_sync(struct nicvf *nic) int nicvf_mbox_rq_bp_config(struct nicvf *nic, uint16_t qidx, bool enable) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.msg.msg = NIC_MBOX_MSG_RQ_BP_CFG; mbx.rq.qs_num = nic->vf_id; @@ -401,7 +401,7 @@ nicvf_mbox_rq_bp_config(struct nicvf *nic, uint16_t qidx, bool enable) int nicvf_mbox_loopback_config(struct nicvf *nic, bool enable) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.lbk.msg = NIC_MBOX_MSG_LOOPBACK; mbx.lbk.vf_id = nic->vf_id; @@ -414,7 +414,7 @@ nicvf_mbox_reset_stat_counters(struct nicvf *nic, uint16_t rx_stat_mask, uint8_t tx_stat_mask, uint16_t rq_stat_mask, uint16_t sq_stat_mask) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.reset_stat.msg = NIC_MBOX_MSG_RESET_STAT_COUNTER; mbx.reset_stat.rx_stat_mask = rx_stat_mask; @@ -427,7 +427,7 @@ nicvf_mbox_reset_stat_counters(struct nicvf *nic, uint16_t rx_stat_mask, int nicvf_mbox_set_link_up_down(struct nicvf *nic, bool enable) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.lbk.msg = NIC_MBOX_MSG_SET_LINK; mbx.lbk.vf_id = nic->vf_id; @@ -439,7 +439,7 @@ nicvf_mbox_set_link_up_down(struct nicvf *nic, bool enable) int nicvf_mbox_change_mode(struct nicvf *nic, struct change_link_mode *cfg) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.mode.msg = NIC_MBOX_MSG_CHANGE_MODE; mbx.mode.vf_id = nic->vf_id; @@ -453,7 +453,7 @@ nicvf_mbox_change_mode(struct nicvf *nic, struct change_link_mode *cfg) void nicvf_mbox_shutdown(struct nicvf *nic) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.msg.msg = NIC_MBOX_MSG_SHUTDOWN; nicvf_mbox_send_msg_to_pf(nic, &mbx); @@ -462,7 +462,7 @@ nicvf_mbox_shutdown(struct nicvf *nic) void nicvf_mbox_cfg_done(struct nicvf *nic) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.msg.msg = NIC_MBOX_MSG_CFG_DONE; nicvf_mbox_send_async_msg_to_pf(nic, &mbx); @@ -471,7 +471,7 @@ nicvf_mbox_cfg_done(struct nicvf *nic) void nicvf_mbox_link_change(struct nicvf *nic) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.msg.msg = NIC_MBOX_MSG_BGX_LINK_CHANGE; nicvf_mbox_send_async_msg_to_pf(nic, &mbx); @@ -480,7 +480,7 @@ nicvf_mbox_link_change(struct nicvf *nic) void nicvf_mbox_reset_xcast(struct nicvf *nic) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.msg.msg = NIC_MBOX_MSG_RESET_XCAST; nicvf_mbox_send_msg_to_pf(nic, &mbx); @@ -489,7 +489,7 @@ nicvf_mbox_reset_xcast(struct nicvf *nic) int nicvf_mbox_set_xcast(struct nicvf *nic, uint8_t mode, uint64_t mac) { - struct nic_mbx mbx = { .msg = { 0 } }; + struct nic_mbx mbx = { }; mbx.xcast.msg = NIC_MBOX_MSG_SET_XCAST; mbx.xcast.mode = mode; -- 2.34.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-02-18 19:39:01.001152583 +0800 +++ 0007-net-thunderx-base-fix-build-with-GCC-15.patch 2025-02-18 19:39:00.418244084 +0800 @@ -1 +1 @@ -From e7133f8fb39f506dc1eef02c2927acda949ca000 Mon Sep 17 00:00:00 2001 +From 68dee34412e088bc904f639b0428b6a9a9543c72 Mon Sep 17 00:00:00 2001 @@ -7,0 +8,3 @@ +Cc: Xueming Li + +[ upstream commit e7133f8fb39f506dc1eef02c2927acda949ca000 ] @@ -36,2 +38,0 @@ - -Cc: stable@dpdk.org