From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 37F9E46C54 for ; Wed, 30 Jul 2025 17:01:54 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 324A0402C3; Wed, 30 Jul 2025 17:01:54 +0200 (CEST) Received: from NAM02-SN1-obe.outbound.protection.outlook.com (mail-sn1nam02on2042.outbound.protection.outlook.com [40.107.96.42]) by mails.dpdk.org (Postfix) with ESMTP id 80F62402C3 for ; Wed, 30 Jul 2025 17:01:52 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=f74EX96CtCFvJbPLYoiot3jXXOUNA0fkkBN/DNU6c+6FDaRhSuOD8c5Vb3elvmjcOZnMJWyn/WECxLtjDmXOzUyh8wW3dJLBS2kClwiOdfXpuWQAP9Txt4CkIdnUKAvm55CIuEv0FHJgl7rMhTutSsFc4t3q0qnFTbAZVqQ4EworHqLsEgfQDqUt9oBxg0ARU4SdEmlDlGXz5CPD4CKjQCH1pSz2Xpeyx5ZsVU0PDtiYBfpO3M/ioHpdo8sZyw+mE9kqtql9+QaGu9bXxy8Dr6sLAidgpMITMO/8QExxoAej69KBVlsdGl+PkqxtV5EwYGvzf21vqM0HN68IZRa69g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=XMPjx/zyjHjHZwFVg5k1HTvrMKelhHtkjWKeKsfEHyU=; b=VxcUgckQpRzrT+60/J9UYZKDJofE9Px27XZlH8KicNGUnj+POTo0v+PwQz8xWIWgitXpnu0v7H20CtqSHVbn0ZFhnqetN45TJt+t88uBGnxqoUU3SJdHAJSrwhhj+5jw6R9uSIXgABJLO96KE2NxZzi4nflRizOltca152KHkGCSRVIYIVdcfas2UJqIlVIM/BpSclt/pMuSkOHgXg8oHxvE6kMpS47x0dKjqeFT/0fZRMWyMt16MVMF9lZ59dlvqt9yvTEmaF7mj2w1A/PpdO+OHD5Ki7uv1nzpbM3hQWFoGS6o/PpBLKFrVj9lmo7uzPURmkrLrSuz1Xm4dmY0EA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=intel.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=XMPjx/zyjHjHZwFVg5k1HTvrMKelhHtkjWKeKsfEHyU=; b=IgRv2lYoKROiDL7ZYbN2gC1kmR5SFVdV0BO1GqclaWKJRqPQaajk69mcslxiMxm0dyQAgGYl8S5Ks8Y9aYrSLxHabGBwYHsQKDVc900jiM97pNCb8nxDvwRjdp0Q8dZH1fqUFkUx5cfB2pP61PCnuoKXxlw0Qva0MIhrO4M88dv56p79IM1HUyoOzDhuDGhNXJrvI6Z5yypOSpmtnrnrTeZwmQ6iZeraQqHf5QXjQsZGs2dTb5NfRzYa8mireZ+4KB9tFzRrsB1ZZh1TF+ai5HQphZO3ozgrckrQykOQr11LPBKeTY3Z15WlMb3kRBPdY9vNFjQdgtDNUVgymT025Q== Received: from BL6PEPF00016419.NAMP222.PROD.OUTLOOK.COM (2603:10b6:22e:400:0:1004:0:8) by SA3PR12MB9198.namprd12.prod.outlook.com (2603:10b6:806:39f::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8989.11; Wed, 30 Jul 2025 15:01:49 +0000 Received: from BL6PEPF00022574.namprd02.prod.outlook.com (2a01:111:f403:f903::2) by BL6PEPF00016419.outlook.office365.com (2603:1036:903:4::a) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8943.19 via Frontend Transport; Wed, 30 Jul 2025 15:01:49 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by BL6PEPF00022574.mail.protection.outlook.com (10.167.249.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8989.10 via Frontend Transport; Wed, 30 Jul 2025 15:01:48 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Wed, 30 Jul 2025 08:01:22 -0700 Received: from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Wed, 30 Jul 2025 08:01:12 -0700 From: Xueming Li To: Tirthendu Sarkar CC: Xueming Li , dpdk stable Subject: patch 'event/dlb2: fix default credits based on HW version' has been queued to stable release 23.11.5 Date: Wed, 30 Jul 2025 22:56:25 +0800 Message-ID: <20250730145633.245984-17-xuemingl@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250730145633.245984-1-xuemingl@nvidia.com> References: <20250626120145.27369-1-xuemingl@nvidia.com> <20250730145633.245984-1-xuemingl@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL6PEPF00022574:EE_|SA3PR12MB9198:EE_ X-MS-Office365-Filtering-Correlation-Id: 83ce6da8-62b6-4ad2-407e-08ddcf7a027b X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|82310400026|1800799024|36860700013|7053199007; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?5SHB2otvnrOAp0rmxDcRWeFJO+cZoZ+uWyPXzPlEoJrx8QSS+5CZiXu6X0dL?= =?us-ascii?Q?OaYLZkLf9MtO2CAVNsLGTQ2omG1k9Wgq1ZpyAYSvJc9x7eQD2JYaZy5avaaN?= =?us-ascii?Q?wkFpjgm6xRDAKCJhL+7MogpHbqb1i/DSwIdsqEv3Sc5L1B35AibOWC/oQRIT?= =?us-ascii?Q?tpypaEDVSapkSIPTLvcnUjI7SnrMvDpLcVMkR7vIeGs5kDoNXOOelCy5qe18?= =?us-ascii?Q?ysUVdMKE4TBBGLNqCKD3UF9bU4SFlpIg5Zv3bWVuIsmothO4UN2cNyiGwnld?= =?us-ascii?Q?IW/zUq6R8x70onH9yGOM6W3sQDHviM3eJ7csymcNgVGjAEiBIoQm1XlQE22k?= =?us-ascii?Q?G3C/LRaob8GzEsICBxvHl5d57s/FI8pdXqCAYH2yZn9KK+KcL4npzUr2Fnlw?= =?us-ascii?Q?EsQDuIbJyKDts7zLRkC1aRyur7d5avkA0Bmdyq8MJ6tCMYczp6UmN+PSYoxw?= =?us-ascii?Q?9dLICvzmtqjipRYw7uVyAX2bh7/oucVvdL/DmgOIf/xik74K+Ur0gFTdP1k2?= =?us-ascii?Q?aG6m7K66tvS2gI21M80VN2t9sNoNQukEJfzRLAvBqAwCYubZVFYU7c2Ld9az?= =?us-ascii?Q?IRoX7GpTTtUyN41p1w5x4dhhuMfp25jM8NNFlSi+1oVBXwDVzONJJNVIC6Kt?= =?us-ascii?Q?jB5pnys0NzAVfU02IFeA6ms639DwuChQ5agku8vM/juS5r1Yo1BBXEIWq8rD?= =?us-ascii?Q?te0aImsU015+nFW5Nd90hfD8VELA7E/4OXqmHqbZR1zLVMXmhpxkJB1b8xzh?= =?us-ascii?Q?ju4rH6+3n0tSmWIsWh8cmADrSNtd8SzNTQZgvOixhstdrRQ9ANph20wxSXic?= =?us-ascii?Q?ERl23LNV1vdLXow9kjEH0swu4ak1MoIzCi1+RwnVUt+KT4y4nJ3ao9tHhSoz?= =?us-ascii?Q?UgV8W6YCub++W9ANyUR1a3nyzs2kigq6fZGsubqQ6mlCTUgFC+lDGDh4TCcQ?= =?us-ascii?Q?dT/LBqSzNqOpP5sEfutXg+ItPGyVaGCyhnvhv00onfMFkmVuM9g3Fx/7+5r3?= =?us-ascii?Q?ggfDrwjk9P8BG+U8wCjbfQgX0h7aR/XRu+k6CJPaqNatGbK1liQa7S4pvfAS?= =?us-ascii?Q?LWB2RxJ3YJhSW3GBIYB/3IlqNE6x8+ev7SLM6IGgilzai7J2V8Q3LeEFA4dO?= =?us-ascii?Q?4A5pNyntRbVcghJS8W0DajGx42Pi6ZCLXxvn1ec3vFEQZJ75Kx+fa1+XrOH7?= =?us-ascii?Q?YO0d+z5lBj8alhOE/SZotKWUbCsTojcgJA3jyZB0Qyoh1OHdgXM8aZtgnCDb?= =?us-ascii?Q?yn95ivfDxN4bov+v3wNNtWCSTP2XASTle/MY1WK8/GVttNJGeN1EWrosbupB?= =?us-ascii?Q?64WA8RKDfV4N7enspgoBWFHU4dsVjcIomZjGlDng4uL4CG/dJivm5KbqV+Q4?= =?us-ascii?Q?dKz6Y2QgJLdFgaWT51hiFUfKN66YrOzuT7kHu838TfAftm7ROMTevKQ+KNfR?= =?us-ascii?Q?OTSuy7vML8FFjH9FZHKSB/xZ7yG7B9qLLW1Pu7LTYm933d9Yp/TKYNqLPSsf?= =?us-ascii?Q?0+VIrjl7eYoZqtjt4wNIQwIal2t58BSOwt3K?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(376014)(82310400026)(1800799024)(36860700013)(7053199007); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Jul 2025 15:01:48.9285 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 83ce6da8-62b6-4ad2-407e-08ddcf7a027b X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BL6PEPF00022574.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA3PR12MB9198 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.5 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 08/10/25. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://git.dpdk.org/dpdk-stable/log/?h=23.11-staging This queued commit can be viewed at: https://git.dpdk.org/dpdk-stable/commit/?h=23.11-staging&id=580f1da8b9fd217d19271c4cdd62273a37866a4d Thanks. Xueming Li --- >From 580f1da8b9fd217d19271c4cdd62273a37866a4d Mon Sep 17 00:00:00 2001 From: Tirthendu Sarkar Date: Wed, 18 Jun 2025 23:03:16 -0500 Subject: [PATCH] event/dlb2: fix default credits based on HW version Cc: Xueming Li [ upstream commit 07a08b13b3bc65abe295557d1dc2609e7f4afc45 ] dlb2_eventdev_info_get() that implements rte_event_dev_info_get() should return the maximum available credits as supported by HW. Set maximum credits before device probing by checking HW version. Fixes: b66a418d2ad3 ("event/dlb2: add v2.5 probe") Cc: stable@dpdk.org Signed-off-by: Tirthendu Sarkar --- drivers/event/dlb2/pf/dlb2_pf.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/event/dlb2/pf/dlb2_pf.c b/drivers/event/dlb2/pf/dlb2_pf.c index 3ce8178135..498413295d 100644 --- a/drivers/event/dlb2/pf/dlb2_pf.c +++ b/drivers/event/dlb2/pf/dlb2_pf.c @@ -729,6 +729,8 @@ dlb2_eventdev_pci_init(struct rte_eventdev *eventdev) if (rte_eal_process_type() == RTE_PROC_PRIMARY) { dlb2 = dlb2_pmd_priv(eventdev); /* rte_zmalloc_socket mem */ dlb2->version = DLB2_HW_DEVICE_FROM_PCI_ID(pci_dev); + if (dlb2->version == DLB2_HW_V2_5) + dlb2_args.max_num_events = DLB2_MAX_NUM_CREDITS(DLB2_HW_V2_5); /* Were we invoked with runtime parameters? */ if (pci_dev->device.devargs) { -- 2.34.1 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-07-30 22:50:04.119670578 +0800 +++ 0016-event-dlb2-fix-default-credits-based-on-HW-version.patch 2025-07-30 22:50:03.028756723 +0800 @@ -1 +1 @@ -From 07a08b13b3bc65abe295557d1dc2609e7f4afc45 Mon Sep 17 00:00:00 2001 +From 580f1da8b9fd217d19271c4cdd62273a37866a4d Mon Sep 17 00:00:00 2001 @@ -4,0 +5,3 @@ +Cc: Xueming Li + +[ upstream commit 07a08b13b3bc65abe295557d1dc2609e7f4afc45 ] @@ -20 +23 @@ -index 15a06bee4f..edcdfb319f 100644 +index 3ce8178135..498413295d 100644 @@ -23 +26 @@ -@@ -789,6 +789,8 @@ dlb2_eventdev_pci_init(struct rte_eventdev *eventdev) +@@ -729,6 +729,8 @@ dlb2_eventdev_pci_init(struct rte_eventdev *eventdev)