From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 44AF0470AE for ; Sun, 21 Dec 2025 16:00:43 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 3E2B5402AF; Sun, 21 Dec 2025 16:00:43 +0100 (CET) Received: from SJ2PR03CU001.outbound.protection.outlook.com (mail-westusazon11012028.outbound.protection.outlook.com [52.101.43.28]) by mails.dpdk.org (Postfix) with ESMTP id B053F4025F for ; Sun, 21 Dec 2025 16:00:41 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=h/dmJjy69b8hcu4S4UId4xoaBJSgFgrWkogCMasz6hmORcpfGOv7g/EYDgYpBU7tqcIoWd6RYDKTX66qsjPOw6hvZw0YQfWp03B6N26Zh5GlEfVFUVBa5pYXQ09soYav5VwsWcSkWNfJJuAjWmH3k2e2nGVa+fmatQtziZLWm0E3a8PCeTPooPSwxWvuWwXQkJuPHAjxbDv9bzqBKo3Yem7sDFpnHtcaJ+ahwkrWUCo2Uzc1rItnDCQpwEwxAeU1feBMq4tIXVPsvur5XQB6d6maaFadRyceTEM8+qCzpuFlk81q0dEVB7L8tlU+o9ZLQSdLsCHsjhKaGL0tvtbHGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6Q7wnZJ4vUoQQnVyRvVEW9ii4ojvSTw/M8whD0XH4es=; b=Lp8BnSojoeLekUNeQK7LsU2l1YMI56aWEnB+Wut+Pj+3NgPCmJSGEo/FA2tkCFKLevCI+5PUz/+ZdEIOHUwbrE0VHmbvEde8p/UlTAcwT31NYrAkg0ooYeBB+yBkv6dWPxQR7+hsof2Ucux4rbRA5hOjI5j28pbzS73Y4at+T++R5T3f2JPTPeoHKpdZ5fQGH5/At2mpfXFzgxFzO3MyykKVVqzTU5bb4I6H4RZDW9qlYm7OtsVkj899KxCgT/7y8lPaSCrt3IJahBqPfTFhWFjC1NNGn6z6gawdrT2of2oVBdQxQFGy6TqYQVYY1lEf6y0ybaLDYbMWASM8vLtKCg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6Q7wnZJ4vUoQQnVyRvVEW9ii4ojvSTw/M8whD0XH4es=; b=Tg4sHBWyvW8fXyc/1agFEO+DkUX71JYVe0G4Uw2xytX1pB9QIV6Xi/hWsIqjCt0TlNoOjiGkD0ucjB2RT8w13I4anF/4uClqLcZoiwzQoLOZ1U47UmPMEU1pKj/SBmgnc7cGOxjoqm+uBKmTF/JkiYzZEANP27kLpirVwXt9Ytm8CJB/o82BPimbGEp959Zxt8+z8PyIy/J5lHdleh+IKnrLJKIxThd+ljNcPaXF9V0YlQcmBqch3gb/pBHM+mIxqZXbpOhYWMnXTZDKDjU2vNDH8ZCra0iHNktEiGk1LOphd8xBYMHbj27yJqETbHduHx3NoMeTXJ4Z42+bpwTdZQ== Received: from BL1P223CA0032.NAMP223.PROD.OUTLOOK.COM (2603:10b6:208:5b6::15) by SJ2PR12MB8955.namprd12.prod.outlook.com (2603:10b6:a03:542::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.10; Sun, 21 Dec 2025 15:00:37 +0000 Received: from BN3PEPF0000B36D.namprd21.prod.outlook.com (2603:10b6:208:5b6:cafe::f2) by BL1P223CA0032.outlook.office365.com (2603:10b6:208:5b6::15) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9434.11 via Frontend Transport; Sun, 21 Dec 2025 15:00:37 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by BN3PEPF0000B36D.mail.protection.outlook.com (10.167.243.164) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9478.0 via Frontend Transport; Sun, 21 Dec 2025 15:00:36 +0000 Received: from rnnvmail202.nvidia.com (10.129.68.7) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 21 Dec 2025 07:00:17 -0800 Received: from rnnvmail201.nvidia.com (10.129.68.8) by rnnvmail202.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 21 Dec 2025 07:00:17 -0800 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Sun, 21 Dec 2025 07:00:16 -0800 From: Shani Peretz To: Viacheslav Ovsiienko CC: Dariusz Sosnowski , dpdk stable Subject: patch 'net/mlx5/hws: fix ESP header match in strict mode' has been queued to stable release 23.11.6 Date: Sun, 21 Dec 2025 16:56:11 +0200 Message-ID: <20251221145746.763179-23-shperetz@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251221145746.763179-1-shperetz@nvidia.com> References: <20251221145746.763179-1-shperetz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN3PEPF0000B36D:EE_|SJ2PR12MB8955:EE_ X-MS-Office365-Filtering-Correlation-Id: f8399f51-bf72-4ccd-5cad-08de40a1b2f7 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|1800799024|82310400026|376014; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?7o/DjGshn3bCr/HSIB2RW0f/QR3p1BNZaoNdoHRHBctra3dFTXVRajC+9OQm?= =?us-ascii?Q?nvz7TOY/OtYMubazmeK6v4gKP4Fgqws+VMoz5D5R9rkJi+3n5joJ6ztaN25/?= =?us-ascii?Q?AFstg4aKAAGGiXYGvO+tFdtN55FB80Qv9W2vsCdZLIfJd2aVkMCj5k29UjNF?= =?us-ascii?Q?4mxZjHYeCXFp6Fju94FgND8Cb9WAnpAdvaFSoMIs/ZMu6+Am2JRnCqxaVAVa?= =?us-ascii?Q?IKPqzybYek8lAgaIsA6AncyxDSZcZbcMHV7MqMUVTfd6uPKcyU6FShhJipnA?= =?us-ascii?Q?AjVWaRGMUgEQ4ghk63/OFipTbt92523ZJXBDHiLRjLF/hD2icjq9l/hWqxqF?= =?us-ascii?Q?oQ7jWyEMtaWLBzhSlbn0dWlRDxZ7x78niU2F/8VyohJIWcMuBNWtDMigcxZY?= =?us-ascii?Q?29Zx5bSXB1rhedYHniqr9zzgOOl86lSZEYwRSshSaPEeV2NOtd1JWHOIIoJN?= =?us-ascii?Q?FHnI7zYTzkNe82LuMbtN82AS4w80ziXG1DHWsFF70dDoBNZvOqWQF33GGGSQ?= =?us-ascii?Q?l9udslpZRC8Id50s9qe21wBEvVy2zZHvPhPlUa3TTLQ4ApdYQW8w4AmpD2Gz?= =?us-ascii?Q?o2W3Zo79TogyXzaz5Jsiz/RYoPzimps9hl6ffYV4cBfZvHHA4XVClnw95pgS?= =?us-ascii?Q?9Jhr5LbZu1UmQnlZu6lEzQcVdIB9MJm7kS/5urWQ9gh8SdDXTgRQjMrUxMEM?= =?us-ascii?Q?5fCNjTo+acH9pOu3dq50NYtG2rH7Yh0Gq5HJt2FSNyZbQ7HU74yiqOYttoMg?= =?us-ascii?Q?tDkSYmcey5hRfE0N04z74bvj+pI2IHXR2Vqvmt6oCbnUL2L5U2hvCQT4Y/zu?= =?us-ascii?Q?XB4ZAlpsrxNmUCZ/kbXEdm6QgcKV5Sakv4GFN0cIP3MhEYZ7CTt1epKciYG7?= =?us-ascii?Q?Z7cJ3P5WRs2QY5F5Cunn+RYqVKqBYBWIJZTC8Kf9TpNpI7P/hfBytHq3q3qS?= =?us-ascii?Q?aj4ThIITMOFLnNYD5gJczTi1N6BN+ZRD28i1cV7CJJBHIPsBCK/gGGqPX0d+?= =?us-ascii?Q?URJZA5DGDRhqrtm+NcXazhfarcxBzSOFzG8qVuXOLMPeandYlBfrYfT4DhQ7?= =?us-ascii?Q?PwosYg8HwpNJ6EsLoqzo6RRx24PlXll24hsZ5j0tvoLjPMuE4+Mz8itnGHkY?= =?us-ascii?Q?SPQ0rIOlVLZ0MtqoTuPwVhRWJXr2Z8dLKOh4NRr4rbDQI8xm5qCOaA9e+UpD?= =?us-ascii?Q?eXSxtIqWFOEGgnfeAARmB1YJpbe6LqhbCimXCt5s/Som8v5hth2ur/iO6ll/?= =?us-ascii?Q?GA+R1G1IzGE1XuH0c9OWa/xD/H+LG4V4S5TWlzMd6rpCDo3dNWuUJdiWfZjv?= =?us-ascii?Q?4VAW5zIvIKYTdPo17sRzQ/XQj47tMwdgbjNJjCxmFsidnMy3ZeeEh0N+MiOL?= =?us-ascii?Q?5SZFbIKHhtltRI8TvHkXu1UEYLOddQ5oKE3CtG4rJjOlCVXTwjtCDfxTqLmw?= =?us-ascii?Q?EGxKp+ppwNVLSWvBu37yLFJnUe/lbAM2EJriujUwz7yPZcYG0/Ti/9yzykh9?= =?us-ascii?Q?mA3DybY+Y1T1d+l8OokResPCIAk4hhVsHwbx4HYqaRX+eYdm6d9ivgjNTdZd?= =?us-ascii?Q?gD+2RVZtiiY8nSO+sxFO06G8uw3hmoQ0oMOO887v?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(36860700013)(1800799024)(82310400026)(376014); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Dec 2025 15:00:36.7691 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f8399f51-bf72-4ccd-5cad-08de40a1b2f7 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN3PEPF0000B36D.namprd21.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ2PR12MB8955 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.6 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 12/26/25. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://github.com/shanipr/dpdk-stable This queued commit can be viewed at: https://github.com/shanipr/dpdk-stable/commit/9b29d486fba5e060afa77b626dc169f9e8e68769 Thanks. Shani --- >From 9b29d486fba5e060afa77b626dc169f9e8e68769 Mon Sep 17 00:00:00 2001 From: Viacheslav Ovsiienko Date: Mon, 4 Aug 2025 08:05:14 +0300 Subject: [PATCH] net/mlx5/hws: fix ESP header match in strict mode [ upstream commit f2f75ffe14a521ee3000be2b5286ff3047f3958c ] The pattern like "eth / ipv6 / esp / end" matched on any IPv6 packet in strict mode, because there was no impicit match on the IP.proto forced. This patch adds the implicit match on IP.proto with value 50 (ESP) and adds implicit match on UDP.dport with value 4500 for the case ESP over UDP. Fixes: 18ca4a4ec73a ("net/mlx5: support ESP SPI match and RSS hash") Signed-off-by: Viacheslav Ovsiienko Acked-by: Dariusz Sosnowski --- drivers/net/mlx5/hws/mlx5dr_definer.c | 36 +++++++++++++++++++++++++-- 1 file changed, 34 insertions(+), 2 deletions(-) diff --git a/drivers/net/mlx5/hws/mlx5dr_definer.c b/drivers/net/mlx5/hws/mlx5dr_definer.c index 69a99d6785..51917f01a0 100644 --- a/drivers/net/mlx5/hws/mlx5dr_definer.c +++ b/drivers/net/mlx5/hws/mlx5dr_definer.c @@ -11,6 +11,7 @@ #define UDP_GTPU_PORT 2152 #define UDP_VXLAN_PORT 4789 #define UDP_PORT_MPLS 6635 +#define UDP_ESP_PORT 4500 #define UDP_ROCEV2_PORT 4791 #define DR_FLOW_LAYER_TUNNEL_NO_MPLS (MLX5_FLOW_LAYER_TUNNEL & ~MLX5_FLOW_LAYER_MPLS) @@ -183,6 +184,8 @@ struct mlx5dr_definer_conv_data { X(SET_BE32, gre_opt_seq, v->sequence.sequence, rte_flow_item_gre_opt) \ X(SET_BE16, gre_opt_checksum, v->checksum_rsvd.checksum, rte_flow_item_gre_opt) \ X(SET, meter_color, rte_col_2_mlx5_col(v->color), rte_flow_item_meter_color) \ + X(SET, ipsec_protocol, IPPROTO_ESP, rte_flow_item_esp) \ + X(SET, ipsec_udp_port, UDP_ESP_PORT, rte_flow_item_esp) \ X(SET_BE32, ipsec_spi, v->hdr.spi, rte_flow_item_esp) \ X(SET_BE32, ipsec_sequence_number, v->hdr.seq, rte_flow_item_esp) \ X(SET, ib_l4_udp_port, UDP_ROCEV2_PORT, rte_flow_item_ib_bth) \ @@ -2118,7 +2121,9 @@ mlx5dr_definer_conv_item_meter_color(struct mlx5dr_definer_conv_data *cd, } static struct mlx5dr_definer_fc * -mlx5dr_definer_get_flex_parser_fc(struct mlx5dr_definer_conv_data *cd, uint32_t byte_off) +mlx5dr_definer_get_flex_parser_fc(struct mlx5dr_definer_conv_data *cd, + uint32_t byte_off, + int item_idx) { uint32_t byte_off_fp7 = MLX5_BYTE_OFF(definer_hl, flex_parser.flex_parser_7); uint32_t byte_off_fp0 = MLX5_BYTE_OFF(definer_hl, flex_parser.flex_parser_0); @@ -2130,6 +2135,33 @@ mlx5dr_definer_get_flex_parser_fc(struct mlx5dr_definer_conv_data *cd, uint32_t rte_errno = EINVAL; return NULL; } + + /* To match on ESP we must match on ip_protocol and optionally on l4_dport */ + if (!cd->relaxed) { + bool over_udp; + + fc = &cd->fc[DR_CALC_FNAME(IP_PROTOCOL, false)]; + over_udp = fc->tag_set == &mlx5dr_definer_udp_protocol_set; + + if (over_udp) { + fc = &cd->fc[DR_CALC_FNAME(L4_DPORT, false)]; + if (!fc->tag_set) { + fc->item_idx = item_idx; + fc->tag_mask_set = &mlx5dr_definer_ones_set; + fc->tag_set = &mlx5dr_definer_ipsec_udp_port_set; + DR_CALC_SET(fc, eth_l4, destination_port, false); + } + } else { + fc = &cd->fc[DR_CALC_FNAME(IP_PROTOCOL, false)]; + if (!fc->tag_set) { + fc->item_idx = item_idx; + fc->tag_set = &mlx5dr_definer_ipsec_protocol_set; + fc->tag_mask_set = &mlx5dr_definer_ones_set; + DR_CALC_SET(fc, eth_l3, protocol_next_header, false); + } + } + } + idx = (byte_off_fp0 - byte_off) / (sizeof(uint32_t)); fname += (enum mlx5dr_definer_fname)idx; fc = &cd->fc[fname]; @@ -2181,7 +2213,7 @@ mlx5dr_definer_conv_item_ipv6_routing_ext(struct mlx5dr_definer_conv_data *cd, if (m->hdr.next_hdr || m->hdr.type || m->hdr.segments_left) { byte_off = flow_hw_get_srh_flex_parser_byte_off_from_ctx(cd->ctx); - fc = mlx5dr_definer_get_flex_parser_fc(cd, byte_off); + fc = mlx5dr_definer_get_flex_parser_fc(cd, byte_off, item_idx); if (!fc) return rte_errno; -- 2.43.0 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-12-21 16:54:18.516529621 +0200 +++ 0023-net-mlx5-hws-fix-ESP-header-match-in-strict-mode.patch 2025-12-21 16:54:16.808067000 +0200 @@ -1 +1 @@ -From f2f75ffe14a521ee3000be2b5286ff3047f3958c Mon Sep 17 00:00:00 2001 +From 9b29d486fba5e060afa77b626dc169f9e8e68769 Mon Sep 17 00:00:00 2001 @@ -5,0 +6,2 @@ +[ upstream commit f2f75ffe14a521ee3000be2b5286ff3047f3958c ] + @@ -15 +16,0 @@ -Cc: stable@dpdk.org @@ -20,2 +21,2 @@ - drivers/net/mlx5/hws/mlx5dr_definer.c | 38 ++++++++++++++++++++++++--- - 1 file changed, 35 insertions(+), 3 deletions(-) + drivers/net/mlx5/hws/mlx5dr_definer.c | 36 +++++++++++++++++++++++++-- + 1 file changed, 34 insertions(+), 2 deletions(-) @@ -24 +25 @@ -index 7464d95373..113feae291 100644 +index 69a99d6785..51917f01a0 100644 @@ -27,4 +28,4 @@ -@@ -14,6 +14,7 @@ - #define UDP_VXLAN_PORT 4789 - #define UDP_VXLAN_GPE_PORT 4790 - #define UDP_GTPU_PORT 2152 +@@ -11,6 +11,7 @@ + #define UDP_GTPU_PORT 2152 + #define UDP_VXLAN_PORT 4789 + #define UDP_PORT_MPLS 6635 @@ -32,2 +32,0 @@ - #define UDP_PORT_MPLS 6635 - #define UDP_GENEVE_PORT 6081 @@ -35,3 +34,5 @@ -@@ -231,6 +232,8 @@ struct mlx5dr_definer_conv_data { - X(SET_BE16, nvgre_protocol, v->protocol, rte_flow_item_nvgre) \ - X(SET_BE32P, nvgre_dw1, &v->tni[0], rte_flow_item_nvgre) \ + #define DR_FLOW_LAYER_TUNNEL_NO_MPLS (MLX5_FLOW_LAYER_TUNNEL & ~MLX5_FLOW_LAYER_MPLS) + +@@ -183,6 +184,8 @@ struct mlx5dr_definer_conv_data { + X(SET_BE32, gre_opt_seq, v->sequence.sequence, rte_flow_item_gre_opt) \ + X(SET_BE16, gre_opt_checksum, v->checksum_rsvd.checksum, rte_flow_item_gre_opt) \ @@ -44 +45 @@ -@@ -2481,7 +2484,9 @@ mlx5dr_definer_conv_item_meter_color(struct mlx5dr_definer_conv_data *cd, +@@ -2118,7 +2121,9 @@ mlx5dr_definer_conv_item_meter_color(struct mlx5dr_definer_conv_data *cd, @@ -55 +56 @@ -@@ -2493,6 +2498,33 @@ mlx5dr_definer_get_flex_parser_fc(struct mlx5dr_definer_conv_data *cd, uint32_t +@@ -2130,6 +2135,33 @@ mlx5dr_definer_get_flex_parser_fc(struct mlx5dr_definer_conv_data *cd, uint32_t @@ -89 +90 @@ -@@ -2544,7 +2576,7 @@ mlx5dr_definer_conv_item_ipv6_routing_ext(struct mlx5dr_definer_conv_data *cd, +@@ -2181,7 +2213,7 @@ mlx5dr_definer_conv_item_ipv6_routing_ext(struct mlx5dr_definer_conv_data *cd, @@ -95,9 +95,0 @@ - if (!fc) - return rte_errno; - -@@ -2666,7 +2698,7 @@ mlx5dr_definer_conv_item_ecpri(struct mlx5dr_definer_conv_data *cd, - if (!mask) - continue; - mask = htobe32(mask); -- fc = mlx5dr_definer_get_flex_parser_fc(cd, byte_off[i]); -+ fc = mlx5dr_definer_get_flex_parser_fc(cd, byte_off[i], item_idx);