From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id E8CF3470AE for ; Sun, 21 Dec 2025 16:00:58 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id E107F4025F; Sun, 21 Dec 2025 16:00:58 +0100 (CET) Received: from SJ2PR03CU001.outbound.protection.outlook.com (mail-westusazon11012061.outbound.protection.outlook.com [52.101.43.61]) by mails.dpdk.org (Postfix) with ESMTP id 450024025F for ; Sun, 21 Dec 2025 16:00:57 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=PJih5uVFeGn2DR0+VhVWeMxd3ofs8/kz/4cFCKsCmOmoeAa5v6GQz9TWwOKfN++54YpW8aJ+YoI2D3gNdZSZZfp9Ai7Pbtg5ngvlq0mL4uaIX8QKViF+vTdNvZxO3knY+5yqp1tK5oUZCd/k+H1/J5SRfHpUJlnNjReTV69AUxwmsERoi+Fi/+rBl3oZZwb1tfYkZdl8GuJLRQVVMgI4w4fF5xXiH6z8cXxyToAQuv5qEq0odeX9ipMtJwtZKc8HmhRVO2UhkyR053s9cUJZrN/dwUuViK+kY4jOt8Mv6Hw642XgK94PJGOswedHtin4W21VQCyEW15fLJX8ksYflQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=MV748pjB6NotP/a6vNBg34g0YMCF0PG41S2jQ60LBTM=; b=g3ZkgLqcjP5NFGaZYH1rapAUo2csPRHW4kPJTfFBKXIDC7Sr4pYXO6KeO0RfIPNSVEgCWGf8ZvvdUqH9uBafUk4Waw3dEmlqBchnMrNi9jjQ+YkNJ7+feFzPfp07ObhfiP/KQPg3gdyhRKEcRTQ9QEV2vfBHXcMmECu/Hyxi+MuybAbNTQDN5VLaymgXTqUlplfqr3TJr6PDza/KcDrXxq+WiTASCmdKv//29lI671IXbMJ07dK6zBWNWccYyI4JBcHdX72NW5GFPWGiWFs5Jm3AR1sN/SfT7CMffzrv60ZpJK41HPrBxDxY4oi842Zhxh/kSjbuxeMkWn7shv3Ocg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=MV748pjB6NotP/a6vNBg34g0YMCF0PG41S2jQ60LBTM=; b=kUAp6PsNd9VQ5jdhTSHs2ilsPIr5dmRyqZZwBypEGakI9f1iGrqBJ+0gaf5FNPCyV6jHVIHtusoPs6BCcD+ReUXFCHd2s8D1cDG/p4Ln+OzRbnA2slyKfDjXkfHe2QSkyoX9rjScLwK8iIVy+J1NOnJuF+1Aw82Yk85hoyfWpZzv1oM/EiDD3IfG/w58JKtPlRAzzwy7rGLa8+H7DW1/ZUr4Z5K5XaBsq/sAje702mZHzgjBakSGNVr7dI0Os4qSTiA8FMGZCkORnoBXYhzMqv8/AtYtt+9i3VyyG5PcL/UEAHD40Eg4cK6O7QlsauVmhEEEcO96eMUlsx+1JINriA== Received: from BN9PR03CA0228.namprd03.prod.outlook.com (2603:10b6:408:f8::23) by CYYPR12MB8701.namprd12.prod.outlook.com (2603:10b6:930:bf::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.10; Sun, 21 Dec 2025 15:00:54 +0000 Received: from BN3PEPF0000B36F.namprd21.prod.outlook.com (2603:10b6:408:f8:cafe::87) by BN9PR03CA0228.outlook.office365.com (2603:10b6:408:f8::23) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9434.10 via Frontend Transport; Sun, 21 Dec 2025 15:00:49 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by BN3PEPF0000B36F.mail.protection.outlook.com (10.167.243.166) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9478.0 via Frontend Transport; Sun, 21 Dec 2025 15:00:54 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 21 Dec 2025 07:00:39 -0800 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 21 Dec 2025 07:00:38 -0800 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Sun, 21 Dec 2025 07:00:37 -0800 From: Shani Peretz To: Dariusz Sosnowski CC: Bing Zhao , Raslan Darawsheh , "dpdk stable" Subject: patch 'net/mlx5: fix indirect flow age action handling' has been queued to stable release 23.11.6 Date: Sun, 21 Dec 2025 16:56:16 +0200 Message-ID: <20251221145746.763179-28-shperetz@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251221145746.763179-1-shperetz@nvidia.com> References: <20251221145746.763179-1-shperetz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN3PEPF0000B36F:EE_|CYYPR12MB8701:EE_ X-MS-Office365-Filtering-Correlation-Id: 5f875914-1b95-4182-6ce6-08de40a1bd96 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|376014|1800799024|82310400026; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?/eq5UJ3Adi1+NuTfHNMPhFRV0qTUj8isYSHv8MDhtAuK6xQwkCkkQKS+jje2?= =?us-ascii?Q?LAqudqmvkcgX9cKWwREPbf9cTsuYjreoDg5ofTzPS7UcdKEicz+xj0PZI4IL?= =?us-ascii?Q?FlO+3BiAi3qBIAoH0uUsKXAXPNaT58I+/qy0HsBzuOL6M9MO72NfrFO0C91k?= =?us-ascii?Q?KdYbA4Ob8KH5pWFA8Md6DYmD7ZhgALG3VjEI46gB97YBgpzRIIRa+6YHfh8k?= =?us-ascii?Q?yFQL5SmHECi+DXIHorCUnh5BKzBUMLu/UEi6EtpnbyvJur8BvnaSrR5l3FIs?= =?us-ascii?Q?8ibIC4dYvmypH9kbQTi3E1I+wR5LY9imj6ii1ZrWeJ47NBNZkF3rCDZwJmmw?= =?us-ascii?Q?+jLOrQ7+geqaLE6HoRMWPjvTvBovVlfC6J/ehuZMGBx1+XrPJ+DRtp7aTidk?= =?us-ascii?Q?R0fXZhrswuZ3/XgI+tWbV5dvl20+OS+Csspp+/XEuHe4F0/HQMRaX/8Am2RE?= =?us-ascii?Q?IoqFIziP1owq4FdqOzeILPG7HDK37oqmAQk3tWUK6ghRGGKNANXf9QjP72ee?= =?us-ascii?Q?pDlfSWFF2vuQdatOuWc8fmv5FziUyDs3UUrKZ2qp05iYV7lnTDvS5fR/18DD?= =?us-ascii?Q?2JBtuDlDUnBg4w3y4eWggRU89499c0EKQAbCpzduEF3LfYVLyHSLFbwtCA3A?= =?us-ascii?Q?SB/mfJMJLS5Y2hveB3yRPxYtj49oil88kwf5rfsIcoP+DI5ZQHnNSfiRwOC2?= =?us-ascii?Q?iV1dpXORh16OaA+rwpUzXMaylV77gXYYuAfOVvf0DRYr+e7CBhw8o7e5L4YG?= =?us-ascii?Q?J5kgwqQ5TgZGsrjq1fHBojZUc5FYgOhR/fXUYi/BLxhp4K4kD7oQPHQbuwH3?= =?us-ascii?Q?j/5kP43jw/lmpeNQOp5xcarF21tvTY/a0pETSgxkA8XygmUjvQPLNjVtUgI5?= =?us-ascii?Q?o+Jaad5fhIKK8zMfCVbJgKfLmBiNHJblF61ys/4rZAwaVfFBklBwytFRfk2i?= =?us-ascii?Q?+LPUB68xIS8kYuR34ohhxfNsikZ8aKmtnsgRzpm5IaufCDpSNKMG67q1aflO?= =?us-ascii?Q?awdlXzsIQknqtrKvcs8FO10mmFZUgPyPYp3YCVheJmVl/QQe+As6RLfHLL8o?= =?us-ascii?Q?0E3WlUkKNr6yZ5cRl713gtvMkwcCozc6UId6bUgqSRZDmv+JVsXSlooQkJTd?= =?us-ascii?Q?AaG0FjKhrhakNuD2KYWCs0Bn7SK3GIDh5DzgXPr3X6Ikx+fO4N3eOcOzPne1?= =?us-ascii?Q?vU9+/nDxyFi8vA16s7kmY9Ch/Ki+ZtdmB7crFnAvFvATUDaC7+MbPDlqrchg?= =?us-ascii?Q?axJSQh6vd5QQlE/Get7WWJ9RggYLu9W0AEKeNmnX+b1UB5FJjiPLqLkHM1K7?= =?us-ascii?Q?zmaGKIm3XARCkx9RPOoAGDI9szBir7OKhEbBks/ClEKrTIQEPwvVPw8AtXAh?= =?us-ascii?Q?QP9giL61s8guYquJ8/MG7uIQJHBa/VLUbOBw+jJy8kA2gbJ7/6ob6j8lHJZ/?= =?us-ascii?Q?pNTjJB9nxlCQzPPAscbxE6cxztT6n1V+z8zQTOxC9Uq/NZyfSgyKffOk/kXn?= =?us-ascii?Q?V49ZgGO5fjp49ItHLTiFmWKeiSBPav/bWaV7K3GgAQhQPnoV0iBxqgpZtupK?= =?us-ascii?Q?EtYDUeyfPgBWxjeNcze6MC81gSHFnMoDk/wjpXVn?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(36860700013)(376014)(1800799024)(82310400026); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Dec 2025 15:00:54.6071 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5f875914-1b95-4182-6ce6-08de40a1bd96 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN3PEPF0000B36F.namprd21.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CYYPR12MB8701 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.6 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 12/26/25. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://github.com/shanipr/dpdk-stable This queued commit can be viewed at: https://github.com/shanipr/dpdk-stable/commit/f5da58f50801af0aeb12985bd388840601da9c71 Thanks. Shani --- >From f5da58f50801af0aeb12985bd388840601da9c71 Mon Sep 17 00:00:00 2001 From: Dariusz Sosnowski Date: Tue, 19 Aug 2025 13:27:42 +0200 Subject: [PATCH] net/mlx5: fix indirect flow age action handling [ upstream commit 8bc72d9f277593f6d8b27278bad3a5bb92e7347f ] Indirect AGE flow actions can be created either through synchronous or asynchronous flow API. mlx5 PMD stores the queue used to create that action to support strict queueing. When action is created through synchronous API invalid queue index is stored instead. Whenever a flow rule is created with indirect AGE and direct COUNT flow actions, PMD allocates a HW counter for ageing that flow rule during rule creation. During allocation of the counter a queue index is needed to select a proper counter pool cache. In case when indirect AGE action created through synchronous API was used in that case, the associated queue index was used to select pool cache. Since queue index was invalid, PMD crashed. Counter can be allocated using the index of currently used queue and it does not have to match the queue used to create AGE action. This patch fixes the crash by using the index of currently used queue for counter allocation. This patch also adds missing validation for synchronous and asynchronous AGE flow action creation: - If strict queueing is disabled, only synchronous creation is allowed. - If strict queueing is enabled, only asynchronous creation is allowed. PMD documentation is updated accordingly. It also updates validation of synchronous query of aged flow rules in regards to strict queueing. When strict queueing is enabled, synchronous query is rejected. This aligns PMD behavior with API description. Fixes: 04a4de756e14 ("net/mlx5: support flow age action with HWS") Signed-off-by: Dariusz Sosnowski Acked-by: Bing Zhao Acked-by: Raslan Darawsheh --- doc/guides/nics/mlx5.rst | 5 +++++ drivers/net/mlx5/mlx5_flow_hw.c | 24 +++++++++++++++++------- 2 files changed, 22 insertions(+), 7 deletions(-) diff --git a/doc/guides/nics/mlx5.rst b/doc/guides/nics/mlx5.rst index 7c9e0350d4..01133a5898 100644 --- a/doc/guides/nics/mlx5.rst +++ b/doc/guides/nics/mlx5.rst @@ -615,6 +615,11 @@ Limitations in addition to flow rules using only age (without count action). - ``nb_aging_objects`` is the number of flow rules containing age action. +#. With strict queueing enabled + (``RTE_FLOW_PORT_FLAG_STRICT_QUEUE`` passed to ``rte_flow_configure()``), + indirect age actions can be created only through asynchronous flow API. + + - IPv6 header item 'proto' field, indicating the next header protocol, should not be set as extension header. In case the next header is an extension header, it should not be specified in diff --git a/drivers/net/mlx5/mlx5_flow_hw.c b/drivers/net/mlx5/mlx5_flow_hw.c index 923ced68c8..c9d8d42874 100644 --- a/drivers/net/mlx5/mlx5_flow_hw.c +++ b/drivers/net/mlx5/mlx5_flow_hw.c @@ -2670,6 +2670,7 @@ flow_hw_shared_action_construct(struct rte_eth_dev *dev, uint32_t queue, uint32_t idx = act_idx & ((1u << MLX5_INDIRECT_ACTION_TYPE_OFFSET) - 1); uint64_t item_flags; + uint32_t *cnt_queue; cnt_id_t age_cnt; memset(&act_data, 0, sizeof(act_data)); @@ -2718,9 +2719,8 @@ flow_hw_shared_action_construct(struct rte_eth_dev *dev, uint32_t queue, if (param == NULL) return -1; if (action_flags & MLX5_FLOW_ACTION_COUNT) { - if (mlx5_hws_cnt_pool_get(priv->hws_cpool, - ¶m->queue_id, &age_cnt, - idx) < 0) + cnt_queue = mlx5_hws_cnt_get_queue(priv, &queue); + if (mlx5_hws_cnt_pool_get(priv->hws_cpool, cnt_queue, &age_cnt, idx) < 0) return -1; flow->cnt_id = age_cnt; param->nb_cnts++; @@ -10737,6 +10737,14 @@ flow_hw_action_create(struct rte_eth_dev *dev, const struct rte_flow_action *action, struct rte_flow_error *err) { + struct mlx5_priv *priv = dev->data->dev_private; + + if (action->type == RTE_FLOW_ACTION_TYPE_AGE && priv->hws_strict_queue) { + rte_flow_error_set(err, EINVAL, RTE_FLOW_ERROR_TYPE_STATE, NULL, + "Cannot create age action synchronously with strict queueing"); + return NULL; + } + return flow_hw_action_handle_create(dev, MLX5_HW_INV_QUEUE, NULL, conf, action, NULL, err); } @@ -10955,6 +10963,8 @@ flow_hw_get_q_aged_flows(struct rte_eth_dev *dev, uint32_t queue_id, RTE_FLOW_ERROR_TYPE_UNSPECIFIED, NULL, "No aging initialized"); if (priv->hws_strict_queue) { + /* Queue is invalid in sync query. Sync query and strict queueing is disallowed. */ + MLX5_ASSERT(queue_id != MLX5_HW_INV_QUEUE); if (queue_id >= age_info->hw_q_age->nb_rings) return rte_flow_error_set(error, EINVAL, RTE_FLOW_ERROR_TYPE_UNSPECIFIED, @@ -11008,10 +11018,10 @@ flow_hw_get_aged_flows(struct rte_eth_dev *dev, void **contexts, struct mlx5_priv *priv = dev->data->dev_private; if (priv->hws_strict_queue) - DRV_LOG(WARNING, - "port %u get aged flows called in strict queue mode.", - dev->data->port_id); - return flow_hw_get_q_aged_flows(dev, 0, contexts, nb_contexts, error); + return rte_flow_error_set(error, EINVAL, RTE_FLOW_ERROR_TYPE_STATE, NULL, + "Cannot get aged flows synchronously with strict queueing"); + + return flow_hw_get_q_aged_flows(dev, MLX5_HW_INV_QUEUE, contexts, nb_contexts, error); } static void -- 2.43.0 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-12-21 16:54:18.771711984 +0200 +++ 0028-net-mlx5-fix-indirect-flow-age-action-handling.patch 2025-12-21 16:54:16.888070000 +0200 @@ -1 +1 @@ -From 8bc72d9f277593f6d8b27278bad3a5bb92e7347f Mon Sep 17 00:00:00 2001 +From f5da58f50801af0aeb12985bd388840601da9c71 Mon Sep 17 00:00:00 2001 @@ -5,0 +6,2 @@ +[ upstream commit 8bc72d9f277593f6d8b27278bad3a5bb92e7347f ] + @@ -42 +43,0 @@ -Cc: stable@dpdk.org @@ -48 +49 @@ - doc/guides/nics/mlx5.rst | 4 ++++ + doc/guides/nics/mlx5.rst | 5 +++++ @@ -50 +51 @@ - 2 files changed, 21 insertions(+), 7 deletions(-) + 2 files changed, 22 insertions(+), 7 deletions(-) @@ -53 +54 @@ -index 761dcad542..20056f61d6 100644 +index 7c9e0350d4..01133a5898 100644 @@ -56,3 +57,3 @@ -@@ -2740,6 +2740,10 @@ With :ref:`HW steering `, - in addition to flow rules using only age (without count action). - - ``nb_aging_objects`` is the number of flow rules containing age action. +@@ -615,6 +615,11 @@ Limitations + in addition to flow rules using only age (without count action). + - ``nb_aging_objects`` is the number of flow rules containing age action. @@ -64,3 +65,4 @@ - - .. _mlx5_quota: - ++ + - IPv6 header item 'proto' field, indicating the next header protocol, should + not be set as extension header. + In case the next header is an extension header, it should not be specified in @@ -68 +70 @@ -index 84f39c467e..c84ae726a7 100644 +index 923ced68c8..c9d8d42874 100644 @@ -71,2 +73 @@ -@@ -3180,6 +3180,7 @@ flow_hw_shared_action_construct(struct rte_eth_dev *dev, uint32_t queue, - uint32_t type = act_idx >> MLX5_INDIRECT_ACTION_TYPE_OFFSET; +@@ -2670,6 +2670,7 @@ flow_hw_shared_action_construct(struct rte_eth_dev *dev, uint32_t queue, @@ -74,0 +76 @@ + uint64_t item_flags; @@ -79 +81 @@ -@@ -3230,9 +3231,8 @@ flow_hw_shared_action_construct(struct rte_eth_dev *dev, uint32_t queue, +@@ -2718,9 +2719,8 @@ flow_hw_shared_action_construct(struct rte_eth_dev *dev, uint32_t queue, @@ -89 +90,0 @@ - flow->flags |= MLX5_FLOW_HW_FLOW_FLAG_CNT_ID; @@ -91 +92,2 @@ -@@ -13142,6 +13142,14 @@ flow_hw_action_create(struct rte_eth_dev *dev, + param->nb_cnts++; +@@ -10737,6 +10737,14 @@ flow_hw_action_create(struct rte_eth_dev *dev, @@ -106 +108 @@ -@@ -13361,6 +13369,8 @@ flow_hw_get_q_aged_flows(struct rte_eth_dev *dev, uint32_t queue_id, +@@ -10955,6 +10963,8 @@ flow_hw_get_q_aged_flows(struct rte_eth_dev *dev, uint32_t queue_id, @@ -115 +117 @@ -@@ -13414,10 +13424,10 @@ flow_hw_get_aged_flows(struct rte_eth_dev *dev, void **contexts, +@@ -11008,10 +11018,10 @@ flow_hw_get_aged_flows(struct rte_eth_dev *dev, void **contexts, @@ -128,2 +130,2 @@ - /** - * Initialization function for non template API which calls + + static void