From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C3E19470AE for ; Sun, 21 Dec 2025 16:03:00 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id BD2954042C; Sun, 21 Dec 2025 16:03:00 +0100 (CET) Received: from CH5PR02CU005.outbound.protection.outlook.com (mail-northcentralusazon11012043.outbound.protection.outlook.com [40.107.200.43]) by mails.dpdk.org (Postfix) with ESMTP id 781204025F for ; Sun, 21 Dec 2025 16:02:59 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=UjGbmfnAbka7l5lglJRbNoTRxL1zfke1LInuY+CABEGhCYIUixU3aDFZ9Yc3EtQzvBh+a/KcUioD1IFOoq/Uvre3GsyCtaXPpeF+nMRxfbRHFNf3jkCorp26hvqweSo/H5olzrcEvcU/affHMOl3u4r3jD7K3OAQth2jWJxbDPllNWMchQaKo3v5QZoMquJu1cx5ddPt2u409wAa789sy3rj/yq1yz7A3sEp01s/PCgDqFY1z+O+/8kTAG5td4OwzEfplO49BZmZvP/WNshuxDBRCi1QN4YjVOlkr7fhMo3ec53+tBWpjXJyk5BMLLUPx1wzRI64L3561/evvikA8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Da20IePypizlIwyOK+RVd0/GDlNgYv9304qNqhSO2Ds=; b=fHf7pKkAAZ8fUNR4FQXAyNxg1jgwiY9vH7OuthcsggPJUspCfV5nFts0c8AToY1ZJpBPj/jW9MVH87+KBpPWxf3JNXjRLz9Kp9Glqml5h38PdmvFrz2ZcZmZA8K3Kvp3tr5whMPqf4uLI7+9Lzmzw2t0SerNCf24EpAC63abh28HPqFJ8uwG5ZuktAyDsLMBH/X65ztOLrDh8DBNExYDNyE8VrvUNE8Bo82DLOr5OsvViZnIO3aE8WCwLxr9ZHSaAyWrX9r1FjsOvdlYP6O2x61DMZtU67xURnsTghCo0Go/ET+izt7DgQyYwAXsZ3Xnlhr7QNaMtF3lYRRN7M1B1A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=amd.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Da20IePypizlIwyOK+RVd0/GDlNgYv9304qNqhSO2Ds=; b=exIcRecpvymj1DeLzVsYd6wL8I1mGV7f+6iw3kar5R4M4nrm2RsfrGEPY6h+GpZTfU6XeP/5Eyvk9swqAlBfCbvQJ4bJD3zBCFdNAiecQ8I6otCrV0ZgGs0hcsNo4MPiJWWVxvTMxxZKXk/DWin5BON++vqciJ6OvnWIXAeGT2y+71wBvopjWMmplRkhC9f1Yte+ViPyrVI0+H4Rek1w3AV7pKc+3mwkD7SRIt8PeilRoj0/NZhkcEEmHaRBHHo4ebt9RebdnEm68wdzqyEugpA3sUxDU3Y33eLp2tNyPTTZgXCXJ1neVDoU8AwV8LIeMMmlnLloGRcU/uNPnIFkeQ== Received: from SJ0PR03CA0111.namprd03.prod.outlook.com (2603:10b6:a03:333::26) by PH0PR12MB7907.namprd12.prod.outlook.com (2603:10b6:510:28d::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.10; Sun, 21 Dec 2025 15:02:54 +0000 Received: from SJ5PEPF00000209.namprd05.prod.outlook.com (2603:10b6:a03:333:cafe::6f) by SJ0PR03CA0111.outlook.office365.com (2603:10b6:a03:333::26) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9388.15 via Frontend Transport; Sun, 21 Dec 2025 15:02:54 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by SJ5PEPF00000209.mail.protection.outlook.com (10.167.244.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9434.6 via Frontend Transport; Sun, 21 Dec 2025 15:02:54 +0000 Received: from rnnvmail202.nvidia.com (10.129.68.7) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 21 Dec 2025 07:02:38 -0800 Received: from rnnvmail204.nvidia.com (10.129.68.6) by rnnvmail202.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Sun, 21 Dec 2025 07:02:37 -0800 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20 via Frontend Transport; Sun, 21 Dec 2025 07:02:36 -0800 From: Shani Peretz To: Sivaprasad Tummala CC: Anatoly Burakov , dpdk stable Subject: patch 'eal/x86: enable timeout in AMD power monitor' has been queued to stable release 23.11.6 Date: Sun, 21 Dec 2025 16:56:44 +0200 Message-ID: <20251221145746.763179-56-shperetz@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251221145746.763179-1-shperetz@nvidia.com> References: <20251221145746.763179-1-shperetz@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ5PEPF00000209:EE_|PH0PR12MB7907:EE_ X-MS-Office365-Filtering-Correlation-Id: 30934aa2-c770-41dd-8483-08de40a2050a X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|376014|1800799024|82310400026|13003099007|7053199007; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?0V0wWkBItYQwjP9wsG+NE/FMPAlN09u+FiuEkdVzyuvPn1UDIEiLwujKV00L?= =?us-ascii?Q?UJcR+r6nKje+hTIUjkTlW5Nm+kviTr5CVCI3/6Z6ZJOb59/+C/7FShJpFny+?= =?us-ascii?Q?4AQ4MMhoJPgvlYiVnka2g+sZxQd/bIZhuP002fsVV+UdKPR6YPDLOr8FagGX?= =?us-ascii?Q?2gdMRItcYUWq2mDvOWMGXH8fytjrt5gSTsBqJooiCGkK6653akq5y/e9BgMh?= =?us-ascii?Q?ICp5ubVWHuoEJUBdkJ6RTzROi75+ScxeBcn8xhuXXqZQktT7fqMAoH+0hUa6?= =?us-ascii?Q?K5IKKZ8wi5NFcazY7Oe/YBt8jHJMz8vccQJT/lJpKRDjM5OTzCN2mGlWqa+g?= =?us-ascii?Q?pXlmDLAHTfKad5gtUQwcbwqM/GRCku2bggyUYNgMWv17KrTJqxPHq8RB/A0i?= =?us-ascii?Q?XiJDTFTnpm2XEquyK+asvUhZnxOMRdy5UNbQMtQRbBujYmE4jW7QKcnnyGgw?= =?us-ascii?Q?5G6Xo7V6L79jGw48Mxo+7yNj+/3X0iveNwyC5Ufby9HwAmxJT+HvagniF7iT?= =?us-ascii?Q?kHcCfUlELCDnxIdsiZETAKVFSl/StGZm7IBF9ingevBbEw0wEHQ6gKaJ3Lqu?= =?us-ascii?Q?5gSktfVJCLHwcJ06yYkCJmeoGQACKAHVGgcMu7zBSPN9wgcYy6wXjSJzBVo8?= =?us-ascii?Q?PRywJbzFshAGXzjhyb1iNXhL8jzFTFyEHtwIsAUG93nxTYmiXodiUZIqRtv5?= =?us-ascii?Q?fqTJaORAPKl/vKygYaqQm3K5w7g1jM5hqdHUQkLV4Nzkt7bHhAgTMxjd2yXt?= =?us-ascii?Q?IXbQKZWT60sdht7u8mwgu4lZi92hbt3rbLWHASlnQPzRE15pElLIu3QLAQXJ?= =?us-ascii?Q?X6pHHkjDD08kaco9oLh/CtxFw+KxXh6yjiVEf5IGeVqisu8La3R5SE7KQ+B5?= =?us-ascii?Q?gGZUjI7R+X6ZFSZJ5Z7VR0nrs2s2RbELsY9605pOM57VGEtNLt4ePLr3l9OX?= =?us-ascii?Q?JmQhZsQINwcWIUe/sBdOCbE3M9/wa1AHOnJZWDcPoH15FGLq8DfHbDfCV+4S?= =?us-ascii?Q?SBdOyaP6nLD9STy+HE9pmYC9XMJzanYVBJAKbnPVN0Isp2IyvlBRo2/nYDzv?= =?us-ascii?Q?EN4bh7cOz855zjpSfjk3avYLgVoWdVzXHwloyD/L72TlP5wrlDp+evhbvkEP?= =?us-ascii?Q?56IV/WrYw/UgUzIzzJSxHoscKTlU2OhWWjMMHonsj+CxHCBQMW4SyGVtNYCN?= =?us-ascii?Q?kIisYGxb9vdkaaoIZs4sbcklDY3thXdI2RlIFW37mVGuZX7P9eSB0PkG9j+q?= =?us-ascii?Q?Flw28J7k0E5SId6PI4cdgl2WFwQlZEAG60ZVSnkyjH8z/UvCoKvSaChxjeql?= =?us-ascii?Q?w14YI0u6Dyq020TOl7RHP9lcwEbe08w4LHj76G1JhFk3bKl34mbXATQpMtzL?= =?us-ascii?Q?PUlLcXt3IllFPsItrF7UbpMskVoMBiqNSnqg2WN0lXw99UjNgK+HfeXbOkmj?= =?us-ascii?Q?6lC6Z/uBZ4I0jFE9Q2ja+i4G5lfAncI19XLUkYtMasqXju0dFAJs56vyxFrJ?= =?us-ascii?Q?EL9vbTy56SCC/jBQoT6YvJFWc5hX5ywtYgZPY91PAnsMM/N6V6cgiwkwCuE3?= =?us-ascii?Q?sF6aC9gKH6TXINf0FBBmKRN/GgBVCVXJ7uR2Kafz?= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230040)(36860700013)(376014)(1800799024)(82310400026)(13003099007)(7053199007); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Dec 2025 15:02:54.5317 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 30934aa2-c770-41dd-8483-08de40a2050a X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ5PEPF00000209.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH0PR12MB7907 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Hi, FYI, your patch has been queued to stable release 23.11.6 Note it hasn't been pushed to http://dpdk.org/browse/dpdk-stable yet. It will be pushed if I get no objections before 12/26/25. So please shout if anyone has objections. Also note that after the patch there's a diff of the upstream commit vs the patch applied to the branch. This will indicate if there was any rebasing needed to apply to the stable branch. If there were code changes for rebasing (ie: not only metadata diffs), please double check that the rebase was correctly done. Queued patches are on a temporary branch at: https://github.com/shanipr/dpdk-stable This queued commit can be viewed at: https://github.com/shanipr/dpdk-stable/commit/2dff74fa35102ddd7443e119e73aa5dc22d822af Thanks. Shani --- >From 2dff74fa35102ddd7443e119e73aa5dc22d822af Mon Sep 17 00:00:00 2001 From: Sivaprasad Tummala Date: Mon, 13 Oct 2025 05:51:57 +0000 Subject: [PATCH] eal/x86: enable timeout in AMD power monitor [ upstream commit 1213a8895be3bf883f10b3ba60ee84099b5ff75a ] Previously, the AMD power monitor implementation did not enable the timeout, causing the lcore to remain in a wait state until an external monitoring event occurred or an interrupt was received. This patch enables the timeout-based exit condition, allowing the lcore to automatically wake up after the specified period. The maximum supported timeout value is 2^32 - 1. Fixes: c7ed1ce04704 ("eal/x86: add power intrinsics for AMD") Signed-off-by: Sivaprasad Tummala Acked-by: Anatoly Burakov --- lib/eal/x86/rte_power_intrinsics.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/lib/eal/x86/rte_power_intrinsics.c b/lib/eal/x86/rte_power_intrinsics.c index 532a2e646b..96643fe7f0 100644 --- a/lib/eal/x86/rte_power_intrinsics.c +++ b/lib/eal/x86/rte_power_intrinsics.c @@ -74,14 +74,14 @@ static void amd_monitorx(volatile void *addr) static void amd_mwaitx(const uint64_t timeout) { - RTE_SET_USED(timeout); #if defined(RTE_TOOLCHAIN_MSVC) || defined(__MWAITX__) - _mm_mwaitx(0, 0, 0); + _mm_mwaitx(2, 0, (uint32_t)timeout); #else asm volatile(".byte 0x0f, 0x01, 0xfb;" : /* ignore rflags */ : "a"(0), /* enter C1 */ - "c"(0)); /* no time-out */ + "b"((uint32_t)timeout), + "c"(2)); /* enable time-out */ #endif } -- 2.43.0 --- Diff of the applied patch vs upstream commit (please double-check if non-empty: --- --- - 2025-12-21 16:54:20.093089328 +0200 +++ 0056-eal-x86-enable-timeout-in-AMD-power-monitor.patch 2025-12-21 16:54:17.139071000 +0200 @@ -1 +1 @@ -From 1213a8895be3bf883f10b3ba60ee84099b5ff75a Mon Sep 17 00:00:00 2001 +From 2dff74fa35102ddd7443e119e73aa5dc22d822af Mon Sep 17 00:00:00 2001 @@ -5,0 +6,2 @@ +[ upstream commit 1213a8895be3bf883f10b3ba60ee84099b5ff75a ] + @@ -15 +16,0 @@ -Cc: stable@dpdk.org @@ -24 +25 @@ -index 489ad3983f..8a5f222aea 100644 +index 532a2e646b..96643fe7f0 100644 @@ -27 +28 @@ -@@ -89,14 +89,14 @@ static void amd_monitorx(volatile void *addr) +@@ -74,14 +74,14 @@ static void amd_monitorx(volatile void *addr)