From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id 8DCD9A04B4 for ; Fri, 8 Nov 2019 16:22:37 +0100 (CET) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 690EE1C224; Fri, 8 Nov 2019 16:22:37 +0100 (CET) Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-eopbgr60073.outbound.protection.outlook.com [40.107.6.73]) by dpdk.org (Postfix) with ESMTP id 3BB3D1C1E3; Fri, 8 Nov 2019 16:22:34 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=H+ZyFt0hXdE01wmCr0+4KxPfSDTzbv3f76WJs03+JnAmsx64s0UxmvBRvswCCOBkNn0W6jr4FKckHyNKvFvU5exW8164MphE+XGfKsa9pDDDoTx5UTespTIFZARBVBZC4Mms89bQHgFYr66Di3oNyD7J/h/p0gJl0WTBcfqgKqccWkDXj+GxPNtNiDb62yosyBA9DVeDI6pTPAMa7ZLPu0vbLQjRVGyTQ5I2SBx726vZbE+g85mWsezlT96BNhZswfKtPEXOw9mtc5pUVAC4qE8cRdlPAbTH+AgreOxqCuMBdggb+XuTv/rtmElECJZPltpR7CPiaBPvozaMFD9gJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ARJ0TOlXUu2bfJv2XoqFP+RzEX1id2FZmNHemhaWSSU=; b=jz8iYKyRZSnSx5p4isn+K0ZxuhQ5rtelJWQn77PPAO97wBNpQrfYzFpbsz2Rsuq5Ey97iSCfjcnCllTto4/h8UmjLSVGLmglpa/nvNs6A7N397Mim0TiXvnxAdRlpD6Y/ys3qDZfbohMvq7i750HB8p2Ya2LLQzfSyNpC69GRj/rfnc5RRMaXldJeb+CGyW1gjUWDpCml6cNzKM750gwAMhtkkTNUvfri4H8pUKtB1SsKWFQnK2ir/rkhPnVQd9joJUKAmHq8VfWcQc2fLxng1YlhfpM4+OCj8zBpsIiFO3L1sYoLw/LM2tvHwrRWjOULdJnpjck/v5I2uqN6VSt4w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=mellanox.com; dmarc=pass action=none header.from=mellanox.com; dkim=pass header.d=mellanox.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Mellanox.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ARJ0TOlXUu2bfJv2XoqFP+RzEX1id2FZmNHemhaWSSU=; b=XYffTLsHSRCALITYAO8ClOPzcA5Pn/DR5aWE0pOeMyKIpDGiA6uoqr2cLoYJrpZV9tuQdEzpFHaKVX442nnnfDjDqoWSpnq9tzkbmAmKP8G0SNhNMZXa6GpTio8otxPdFTStak3TELFq9p9ZDGg/9MgaubAsz13K9jqQffL4r9Q= Received: from DB3PR0502MB3964.eurprd05.prod.outlook.com (52.134.65.161) by DB3PR0502MB4025.eurprd05.prod.outlook.com (52.134.68.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2408.24; Fri, 8 Nov 2019 15:22:32 +0000 Received: from DB3PR0502MB3964.eurprd05.prod.outlook.com ([fe80::a850:bac9:c90f:f2f5]) by DB3PR0502MB3964.eurprd05.prod.outlook.com ([fe80::a850:bac9:c90f:f2f5%6]) with mapi id 15.20.2408.028; Fri, 8 Nov 2019 15:22:32 +0000 From: Raslan Darawsheh To: Slava Ovsiienko , "dev@dpdk.org" CC: Matan Azrad , Ori Kam , "stable@dpdk.org" Thread-Topic: [PATCH v4] net/mlx5: control transmit doorbell register mapping Thread-Index: AQHVlkZQGo5AN7l6kUOW+XDYV0H4rqeBY/Vw Date: Fri, 8 Nov 2019 15:22:32 +0000 Message-ID: References: <1573132720-6953-1-git-send-email-viacheslavo@mellanox.com> <1573225670-11390-1-git-send-email-viacheslavo@mellanox.com> In-Reply-To: <1573225670-11390-1-git-send-email-viacheslavo@mellanox.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=rasland@mellanox.com; x-originating-ip: [188.161.230.21] x-ms-publictraffictype: Email x-ms-office365-filtering-ht: Tenant x-ms-office365-filtering-correlation-id: 2e2bb6af-dbf7-4b3f-f0e8-08d7645f79f8 x-ms-traffictypediagnostic: DB3PR0502MB4025:|DB3PR0502MB4025: x-ms-exchange-purlcount: 1 x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:108; x-forefront-prvs: 0215D7173F x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(4636009)(396003)(39860400002)(376002)(366004)(136003)(346002)(189003)(199004)(13464003)(54906003)(3846002)(66446008)(25786009)(66946007)(66476007)(66556008)(64756008)(53546011)(229853002)(26005)(102836004)(52536014)(7696005)(76116006)(33656002)(55016002)(76176011)(305945005)(2906002)(966005)(6506007)(30864003)(74316002)(7736002)(99286004)(2501003)(71190400001)(186003)(71200400001)(6306002)(8936002)(86362001)(81166006)(11346002)(66066001)(4326008)(5660300002)(476003)(81156014)(450100002)(316002)(45080400002)(19627235002)(478600001)(256004)(486006)(446003)(14444005)(14454004)(6436002)(110136005)(9686003)(6116002)(6246003)(8676002)(309714004); DIR:OUT; SFP:1101; SCL:1; SRVR:DB3PR0502MB4025; H:DB3PR0502MB3964.eurprd05.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; MX:1; A:1; received-spf: None (protection.outlook.com: mellanox.com does not designate permitted sender hosts) x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: /5Utkxauon0o5+0rqExYc72NUMvMdTCTLwDKLE7S3JJ5AukPFwJvy7U0r14F5YkX77X9LSY7Y72Y/YZFYbIyBasNxjq+8TuRlexIQBOdmDNv3wUJaqQLAKZ/URqfWeKiKELf4IDHCZSljamIvvaYTRKXI5W8pRqZKFii0+aAhmcKt/n+CefyuofNpPPANq2YRi63/PfTKppBNgHWdmrFMTWura4DzbFpdUNnLtep4fYJSfjvgzWDPeRGw7ISLDcUGnI4j8yfEhQ+MUUVcsxn2JcYWYe820apInj1PLgTwlMAjGhLViUNdwt2kBzXXa4+z/59CegfLVVZOu2jZAWrASPLXeE/jztM9bcPGzIt1m+Emotmq9z6v1skl9tqHuSiNwBOGBl5RauZSLlizeVWfPwEQtA3Op7iISQfyKeo18q3aL3VnUUQN9JaITul2lO1 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: Mellanox.com X-MS-Exchange-CrossTenant-Network-Message-Id: 2e2bb6af-dbf7-4b3f-f0e8-08d7645f79f8 X-MS-Exchange-CrossTenant-originalarrivaltime: 08 Nov 2019 15:22:32.6073 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: a652971c-7d2e-4d9b-a6a4-d149256f461b X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: FkEfhRzY/6G3Eh4iLAfb6aXH50qL0LYHZZrQxGsWMRBZ7xhjne8Whmbhjpi72IgKw14hgCLT9HyCKLleteSsDw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB3PR0502MB4025 Subject: Re: [dpdk-stable] [PATCH v4] net/mlx5: control transmit doorbell register mapping X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Sender: "stable" Hi, > -----Original Message----- > From: Viacheslav Ovsiienko > Sent: Friday, November 8, 2019 5:08 PM > To: dev@dpdk.org > Cc: Matan Azrad ; Raslan Darawsheh > ; Ori Kam ; > stable@dpdk.org > Subject: [PATCH v4] net/mlx5: control transmit doorbell register mapping >=20 > The rdma core library can map doorbell register in two ways, depending on > the environment variable "MLX5_SHUT_UP_BF": >=20 > - as regular cached memory, the variable is either missing or > set to zero. This type of mapping may cause the significant > doorbell register writing latency and requires explicit > memory write barrier to mitigate this issue and prevent > write combining. >=20 > - as non-cached memory, the variable is present and set to > not "0" value. This type of mapping may cause performance > impact under heavy loading conditions but the explicit write > memory barrier is not required and it may improve core > performance. >=20 > The new devarg is introduced "tx_db_nc", if this parameter is set to zero= , the > doorbell register is forced to be mapped to cached memory and requires > explicit memory barrier after writing to. If "tx_db_nc" is set to non-zer= o value > the doorbell will be mapped as non-cached memory, not requiring the > memory barrier. If "tx_db_nc" is missing the behaviour will be defined by > presence of "MLX5_SHUT_UP_BF" in environment. If variable is missed the > default value zero will be set for ARM64 hosts and one for others. >=20 > In run time the code checks the mapping type and provides the memory > barrier after writing to tx doorbell register if it is needed. The mappin= g type is > extracted directly from the uar_mmap_offset field in the queue properties= . >=20 > Fixes: 18a1c20044c0 ("net/mlx5: implement Tx burst template") > Cc: stable@dpdk.org >=20 > Signed-off-by: Viacheslav Ovsiienko > Acked-by: Matan Azrad >=20 > --- > It would be nice to have this fix in 19.08.1+ >=20 > v4: rebase on top > v3: > https://eur03.safelinks.protection.outlook.com/?url=3Dhttp%3A%2F%2Fpatch > es.dpdk.org%2Fpatch%2F62773%2F&data=3D02%7C01%7Crasland%40mell > anox.com%7Ce26268efc564403f944e08d7645d71aa%7Ca652971c7d2e4d9ba6 > a4d149256f461b%7C0%7C0%7C637088224824292194&sdata=3DqYY7BVPW > MZHjRpoaxgtUg2vJzuEBG3bSXd042sLsCuw%3D&reserved=3D0 > default tx_db_nc values are changed > v2: > https://eur03.safelinks.protection.outlook.com/?url=3Dhttp%3A%2F%2Fpatch > es.dpdk.org%2Fpatch%2F62739%2F&data=3D02%7C01%7Crasland%40mell > anox.com%7Ce26268efc564403f944e08d7645d71aa%7Ca652971c7d2e4d9ba6 > a4d149256f461b%7C0%7C0%7C637088224824292194&sdata=3DND76ZF3M > kjPOh8qkDxYswzovfZ3dXY8u6UzY%2Fm9%2FH4c%3D&reserved=3D0 >=20 > doc/guides/nics/mlx5.rst | 23 +++++++++++ > drivers/net/mlx5/Makefile | 5 +++ > drivers/net/mlx5/meson.build | 2 + > drivers/net/mlx5/mlx5.c | 90 > ++++++++++++++++++++++++++++++++++++++------ > drivers/net/mlx5/mlx5.h | 1 + > drivers/net/mlx5/mlx5_defs.h | 16 ++++++++ drivers/net/mlx5/mlx5_rxtx.c > | 17 ++++++++- drivers/net/mlx5/mlx5_rxtx.h | 1 + > drivers/net/mlx5/mlx5_txq.c | 27 ++++++++++++- > 9 files changed, 169 insertions(+), 13 deletions(-) >=20 > diff --git a/doc/guides/nics/mlx5.rst b/doc/guides/nics/mlx5.rst index > 3651e82..5fd313c 100644 > --- a/doc/guides/nics/mlx5.rst > +++ b/doc/guides/nics/mlx5.rst > @@ -552,6 +552,29 @@ Run-time configuration > Also, if minimal data inlining is requested by non-zero ``txq_inline_m= in`` > option or reported by the NIC, the eMPW feature is disengaged. >=20 > +- ``tx_db_nc`` parameter [int] > + > + The rdma core library can map doorbell register in two ways, > + depending on the environment variable "MLX5_SHUT_UP_BF": > + > + - As regular cached memory, if the variable is either missing or set t= o zero. > + - As non-cached memory, if the variable is present and set to not "0" = value. > + > + The type of mapping may slightly affect the Tx performance, the > + optimal choice is strongly relied on the host architecture and should = be > deduced practically. > + > + If ``tx_db_nc`` is either omitted or set to zero, the doorbell is > + forced to be mapped to regular memory, the PMD will perform the extra > + write memory barrier after writing to doorbell, it might increase the > + needed CPU clocks per packet to send, but latency might be improved. > + > + If ``tx_db_nc`` is set to not zero, the doorbell is forced to be > + mapped to non cached memory, the PMD will not perform the extra write > + memory barrier after writing to doorbell, on some architectures it > + might improve the performance. > + > + The default ``tx_db_nc`` value is zero ARM64 hosts and one for others. > + > - ``tx_vec_en`` parameter [int] >=20 > A nonzero value enables Tx vector on ConnectX-5, ConnectX-6, ConnectX-= 6 > DX diff --git a/drivers/net/mlx5/Makefile b/drivers/net/mlx5/Makefile ind= ex > d01fa73..5b79631 100644 > --- a/drivers/net/mlx5/Makefile > +++ b/drivers/net/mlx5/Makefile > @@ -206,6 +206,11 @@ mlx5_autoconf.h.new: $(RTE_SDK)/buildtools/auto- > config-h.sh > func mlx5dv_dr_action_create_flow_meter \ > $(AUTOCONF_OUTPUT) > $Q sh -- '$<' '$@' \ > + HAVE_MLX5DV_MMAP_GET_NC_PAGES_CMD \ > + infiniband/mlx5dv.h \ > + enum MLX5_MMAP_GET_NC_PAGES_CMD \ > + $(AUTOCONF_OUTPUT) > + $Q sh -- '$<' '$@' \ > HAVE_ETHTOOL_LINK_MODE_25G \ > /usr/include/linux/ethtool.h \ > enum ETHTOOL_LINK_MODE_25000baseCR_Full_BIT \ diff -- > git a/drivers/net/mlx5/meson.build b/drivers/net/mlx5/meson.build index > 511f5b7..05fadf6 100644 > --- a/drivers/net/mlx5/meson.build > +++ b/drivers/net/mlx5/meson.build > @@ -134,6 +134,8 @@ if build > 'mlx5dv_dr_action_create_dest_devx_tir' ], > [ 'HAVE_MLX5_DR_CREATE_ACTION_FLOW_METER', > 'infiniband/mlx5dv.h', > 'mlx5dv_dr_action_create_flow_meter' ], > + [ 'HAVE_MLX5DV_MMAP_GET_NC_PAGES_CMD', > 'infiniband/mlx5dv.h', > + 'MLX5_MMAP_GET_NC_PAGES_CMD' ], > [ 'HAVE_MLX5DV_DR', 'infiniband/mlx5dv.h', > 'MLX5DV_DR_DOMAIN_TYPE_NIC_RX' ], > [ 'HAVE_MLX5DV_DR_ESWITCH', 'infiniband/mlx5dv.h', diff -- > git a/drivers/net/mlx5/mlx5.c b/drivers/net/mlx5/mlx5.c index > 9a2c711..276087d 100644 > --- a/drivers/net/mlx5/mlx5.c > +++ b/drivers/net/mlx5/mlx5.c > @@ -96,6 +96,12 @@ > #define MLX5_TXQ_MPW_EN "txq_mpw_en" >=20 > /* > + * Device parameter to force doorbell register mapping > + * to non-cahed region eliminating the extra write memory barrier. > + */ > +#define MLX5_TX_DB_NC "tx_db_nc" > + > +/* > * Device parameter to include 2 dsegs in the title WQEBB. > * Deprecated, ignored. > */ > @@ -421,6 +427,37 @@ struct mlx5_flow_id_pool * } #endif /* > HAVE_IBV_FLOW_DV_SUPPORT */ >=20 > +static int > +mlx5_config_doorbell_mapping_env(const struct mlx5_dev_config *config) > +{ > + char *env; > + int value; > + > + assert(rte_eal_process_type() =3D=3D RTE_PROC_PRIMARY); > + /* Get environment variable to store. */ > + env =3D getenv(MLX5_SHUT_UP_BF); > + value =3D env ? !!strcmp(env, "0") : MLX5_ARG_UNSET; > + if (config->dbnc =3D=3D MLX5_ARG_UNSET) > + setenv(MLX5_SHUT_UP_BF, MLX5_SHUT_UP_BF_DEFAULT, > 1); > + else > + setenv(MLX5_SHUT_UP_BF, config->dbnc ? "1" : "0", 1); > + return value; > +} > + > +static void > +mlx5_restore_doorbell_mapping_env(const struct mlx5_dev_config > *config, > + int value) > +{ > + assert(rte_eal_process_type() =3D=3D RTE_PROC_PRIMARY); > + if (config->dbnc =3D=3D MLX5_ARG_UNSET) > + return; > + /* Restore the original environment variable state. */ > + if (value =3D=3D MLX5_ARG_UNSET) > + unsetenv(MLX5_SHUT_UP_BF); > + else > + setenv(MLX5_SHUT_UP_BF, value ? "1" : "0", 1); } > + > /** > * Allocate shared IB device context. If there is multiport device the > * master and representors will share this context, if there is single @= @ - > 434,22 +471,26 @@ struct mlx5_flow_id_pool * > * > * @param[in] spawn > * Pointer to the IB device attributes (name, port, etc). > + * @param[in] config > + * Pointer to device configuration structure. > * > * @return > * Pointer to mlx5_ibv_shared object on success, > * otherwise NULL and rte_errno is set. > */ > static struct mlx5_ibv_shared * > -mlx5_alloc_shared_ibctx(const struct mlx5_dev_spawn_data *spawn) > +mlx5_alloc_shared_ibctx(const struct mlx5_dev_spawn_data *spawn, > + const struct mlx5_dev_config *config) > { > struct mlx5_ibv_shared *sh; > + int dbmap_env; > int err =3D 0; > uint32_t i; > #ifdef HAVE_IBV_FLOW_DV_SUPPORT > struct mlx5_devx_tis_attr tis_attr =3D { 0 }; #endif >=20 > -assert(spawn); > + assert(spawn); > /* Secondary process should not create the shared context. */ > assert(rte_eal_process_type() =3D=3D RTE_PROC_PRIMARY); > pthread_mutex_lock(&mlx5_ibv_list_mutex); > @@ -472,16 +513,31 @@ struct mlx5_flow_id_pool * > rte_errno =3D ENOMEM; > goto exit; > } > + /* > + * Configure environment variable "MLX5_BF_SHUT_UP" > + * before the device creation. The rdma_core library > + * checks the variable at device creation and > + * stores the result internally. > + */ > + dbmap_env =3D mlx5_config_doorbell_mapping_env(config); > /* Try to open IB device with DV first, then usual Verbs. */ > errno =3D 0; > sh->ctx =3D mlx5_glue->dv_open_device(spawn->ibv_dev); > if (sh->ctx) { > sh->devx =3D 1; > DRV_LOG(DEBUG, "DevX is supported"); > + /* The device is created, no need for environment. */ > + mlx5_restore_doorbell_mapping_env(config, dbmap_env); > } else { > + /* The environment variable is still configured. */ > sh->ctx =3D mlx5_glue->open_device(spawn->ibv_dev); > + err =3D errno ? errno : ENODEV; > + /* > + * The environment variable is not needed anymore, > + * all device creation attempts are completed. > + */ > + mlx5_restore_doorbell_mapping_env(config, dbmap_env); > if (!sh->ctx) { > - err =3D errno ? errno : ENODEV; > goto error; > } > DRV_LOG(DEBUG, "DevX is NOT supported"); @@ -1300,6 > +1356,8 @@ struct mlx5_flow_id_pool * > DRV_LOG(WARNING, "%s: deprecated parameter, ignored", > key); > } else if (strcmp(MLX5_TXQ_MPW_EN, key) =3D=3D 0) { > config->mps =3D !!tmp; > + } else if (strcmp(MLX5_TX_DB_NC, key) =3D=3D 0) { > + config->dbnc =3D !!tmp; > } else if (strcmp(MLX5_TXQ_MPW_HDR_DSEG_EN, key) =3D=3D 0) { > DRV_LOG(WARNING, "%s: deprecated parameter, ignored", > key); > } else if (strcmp(MLX5_TXQ_MAX_INLINE_LEN, key) =3D=3D 0) { @@ - > 1373,6 +1431,7 @@ struct mlx5_flow_id_pool * > MLX5_TXQ_MPW_EN, > MLX5_TXQ_MPW_HDR_DSEG_EN, > MLX5_TXQ_MAX_INLINE_LEN, > + MLX5_TX_DB_NC, > MLX5_TX_VEC_EN, > MLX5_RX_VEC_EN, > MLX5_L3_VXLAN_EN, > @@ -1938,7 +1997,20 @@ struct mlx5_flow_id_pool * > eth_dev->tx_pkt_burst =3D > mlx5_select_tx_function(eth_dev); > return eth_dev; > } > - sh =3D mlx5_alloc_shared_ibctx(spawn); > + /* > + * Some parameters ("tx_db_nc" in particularly) are needed in > + * advance to create dv/verbs device context. We proceed the > + * devargs here to get ones, and later proceed devargs again > + * to override some hardware settings. > + */ > + err =3D mlx5_args(&config, dpdk_dev->devargs); > + if (err) { > + err =3D rte_errno; > + DRV_LOG(ERR, "failed to process device arguments: %s", > + strerror(rte_errno)); > + goto error; > + } > + sh =3D mlx5_alloc_shared_ibctx(spawn, &config); > if (!sh) > return NULL; > config.devx =3D sh->devx; > @@ -2180,13 +2252,8 @@ struct mlx5_flow_id_pool * > } > own_domain_id =3D 1; > } > - err =3D mlx5_args(&config, dpdk_dev->devargs); > - if (err) { > - err =3D rte_errno; > - DRV_LOG(ERR, "failed to process device arguments: %s", > - strerror(rte_errno)); > - goto error; > - } > + /* Override some values set by hardware configuration. */ > + mlx5_args(&config, dpdk_dev->devargs); > err =3D mlx5_dev_check_sibling_config(priv, &config); > if (err) > goto error; > @@ -3031,6 +3098,7 @@ struct mlx5_flow_id_pool * > dev_config =3D (struct mlx5_dev_config){ > .hw_padding =3D 0, > .mps =3D MLX5_ARG_UNSET, > + .dbnc =3D MLX5_ARG_UNSET, > .rx_vec_en =3D 1, > .txq_inline_max =3D MLX5_ARG_UNSET, > .txq_inline_min =3D MLX5_ARG_UNSET, > diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index > e8148ce..1a92c10 100644 > --- a/drivers/net/mlx5/mlx5.h > +++ b/drivers/net/mlx5/mlx5.h > @@ -267,6 +267,7 @@ struct mlx5_dev_config { > /* Rx queue count threshold to enable MPRQ. */ > } mprq; /* Configurations for Multi-Packet RQ. */ > int mps; /* Multi-packet send supported mode. */ > + int dbnc; /* Skip doorbell register write barrier. */ > unsigned int flow_prio; /* Number of flow priorities. */ > enum modify_reg flow_mreg_c[MLX5_MREG_C_NUM]; > /* Availibility of mreg_c's. */ > diff --git a/drivers/net/mlx5/mlx5_defs.h b/drivers/net/mlx5/mlx5_defs.h > index 0ef532f..03060aa 100644 > --- a/drivers/net/mlx5/mlx5_defs.h > +++ b/drivers/net/mlx5/mlx5_defs.h > @@ -123,6 +123,22 @@ > #define MLX5_UAR_PAGE_NUM_MAX 64 > #define MLX5_UAR_PAGE_NUM_MASK ((MLX5_UAR_PAGE_NUM_MAX) - > 1) >=20 > +/* Fields of memory mapping type in offset parameter of mmap() */ > +#define MLX5_UAR_MMAP_CMD_SHIFT 8 #define > MLX5_UAR_MMAP_CMD_MASK 0xff > + > +/* Environment variable to control the doorbell register mapping. */ > +#define MLX5_SHUT_UP_BF "MLX5_SHUT_UP_BF" > +#if defined(RTE_ARCH_ARM64) > +#define MLX5_SHUT_UP_BF_DEFAULT "0" > +#else > +#define MLX5_SHUT_UP_BF_DEFAULT "1" > +#endif > + > +#ifndef HAVE_MLX5DV_MMAP_GET_NC_PAGES_CMD #define > +MLX5_MMAP_GET_NC_PAGES_CMD 3 #endif > + > /* Log 2 of the default number of strides per WQE for Multi-Packet RQ. *= / > #define MLX5_MPRQ_STRIDE_NUM_N 6U >=20 > diff --git a/drivers/net/mlx5/mlx5_rxtx.c b/drivers/net/mlx5/mlx5_rxtx.c > index 8bc0542..1ea5960 100644 > --- a/drivers/net/mlx5/mlx5_rxtx.c > +++ b/drivers/net/mlx5/mlx5_rxtx.c > @@ -4754,8 +4754,23 @@ enum mlx5_txcmp_code { > * to improve latencies. The pure software related data treatment > * can be completed after doorbell. Tx CQEs for this SQ are > * processed in this thread only by the polling. > + * > + * The rdma core library can map doorbell register in two ways, > + * depending on the environment variable "MLX5_SHUT_UP_BF": > + * > + * - as regular cached memory, the variable is either missing or > + * set to zero. This type of mapping may cause the significant > + * doorbell register writing latency and requires explicit > + * memory write barrier to mitigate this issue and prevent > + * write combining. > + * > + * - as non-cached memory, the variable is present and set to > + * not "0" value. This type of mapping may cause performance > + * impact under heavy loading conditions but the explicit write > + * memory barrier is not required and it may improve core > + * performance. > */ > - mlx5_tx_dbrec_cond_wmb(txq, loc.wqe_last, 0); > + mlx5_tx_dbrec_cond_wmb(txq, loc.wqe_last, !txq->db_nc); > /* Not all of the mbufs may be stored into elts yet. */ > part =3D MLX5_TXOFF_CONFIG(INLINE) ? 0 : loc.pkts_sent - > loc.pkts_copy; > if (!MLX5_TXOFF_CONFIG(INLINE) && part) { diff --git > a/drivers/net/mlx5/mlx5_rxtx.h b/drivers/net/mlx5/mlx5_rxtx.h index > 559d225..88c50aa 100644 > --- a/drivers/net/mlx5/mlx5_rxtx.h > +++ b/drivers/net/mlx5/mlx5_rxtx.h > @@ -287,6 +287,7 @@ struct mlx5_txq_data { > /* When set TX offload for tunneled packets are supported. */ > uint16_t swp_en:1; /* Whether SW parser is enabled. */ > uint16_t vlan_en:1; /* VLAN insertion in WQE is supported. */ > + uint16_t db_nc:1; /* Doorbell mapped to non-cached region. */ > uint16_t inlen_send; /* Ordinary send data inline size. */ > uint16_t inlen_empw; /* eMPW max packet size to inline. */ > uint16_t inlen_mode; /* Minimal data length to inline. */ diff --git > a/drivers/net/mlx5/mlx5_txq.c b/drivers/net/mlx5/mlx5_txq.c index > 97991f0..a0d6164 100644 > --- a/drivers/net/mlx5/mlx5_txq.c > +++ b/drivers/net/mlx5/mlx5_txq.c > @@ -18,6 +18,7 @@ > #pragma GCC diagnostic ignored "-Wpedantic" > #endif > #include > +#include > #ifdef PEDANTIC > #pragma GCC diagnostic error "-Wpedantic" > #endif > @@ -302,6 +303,28 @@ > } >=20 > /** > + * Configure the doorbell register non-cached attribute. > + * > + * @param txq_ctrl > + * Pointer to Tx queue control structure. > + * @param page_size > + * Systme page size > + */ > +static void > +txq_uar_ncattr_init(struct mlx5_txq_ctrl *txq_ctrl, size_t page_size) { > + unsigned int cmd; > + > + txq_ctrl->txq.db_nc =3D 0; > + /* Check the doorbell register mapping type. */ > + cmd =3D txq_ctrl->uar_mmap_offset / page_size; > + cmd >>=3D MLX5_UAR_MMAP_CMD_SHIFT; > + cmd &=3D MLX5_UAR_MMAP_CMD_MASK; > + if (cmd =3D=3D MLX5_MMAP_GET_NC_PAGES_CMD) > + txq_ctrl->txq.db_nc =3D 1; > +} > + > +/** > * Initialize Tx UAR registers for primary process. > * > * @param txq_ctrl > @@ -312,9 +335,9 @@ > { > struct mlx5_priv *priv =3D txq_ctrl->priv; > struct mlx5_proc_priv *ppriv =3D MLX5_PROC_PRIV(PORT_ID(priv)); > + const size_t page_size =3D sysconf(_SC_PAGESIZE); > #ifndef RTE_ARCH_64 > unsigned int lock_idx; > - const size_t page_size =3D sysconf(_SC_PAGESIZE); > #endif >=20 > if (txq_ctrl->type !=3D MLX5_TXQ_TYPE_STANDARD) @@ -322,6 +345,7 > @@ > assert(rte_eal_process_type() =3D=3D RTE_PROC_PRIMARY); > assert(ppriv); > ppriv->uar_table[txq_ctrl->txq.idx] =3D txq_ctrl->bf_reg; > + txq_uar_ncattr_init(txq_ctrl, page_size); > #ifndef RTE_ARCH_64 > /* Assign an UAR lock according to UAR page number */ > lock_idx =3D (txq_ctrl->uar_mmap_offset / page_size) & @@ -375,6 > +399,7 @@ > } > addr =3D RTE_PTR_ADD(addr, offset); > ppriv->uar_table[txq->idx] =3D addr; > + txq_uar_ncattr_init(txq_ctrl, page_size); > return 0; > } >=20 > -- > 1.8.3.1 Patch applied to next-net-mlx, Kindest regards, Raslan Darawsheh