From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id E652044077 for ; Mon, 20 May 2024 12:42:09 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id BF0E0402F0; Mon, 20 May 2024 12:42:09 +0200 (CEST) Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2053.outbound.protection.outlook.com [40.107.220.53]) by mails.dpdk.org (Postfix) with ESMTP id 45CAF4067C; Mon, 20 May 2024 12:42:08 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=aVROlm9khYNJYHDlSlyxrw/xea+cKOx5O7oaUnaau5dtZ/Hwqf612jQLXZa2c9VjfMDeEKed77czdkb0G2DF6Q8a42Tcs5z3XBmqGVDPSCGvjvAgXeXERzj+zj70yAYTUQqASFkawgNgKdHr9nCd99LsZfRIXuPbbS7afRt7ad1a/GgyBUvuyHPhhJxfTK4u3lRvYuB6Zxd1GJ8tnzLFHbbc7sXHhsh7Z1/rO4DM8chXNUAnrgCNnPWgOkvGaW+ottCnJr04nxo5llf94s5eSC7xhUyaXFMQVJ+V2x6K7uIiXEigoN7HgEOxYtkO7XWKfNwJfpl7gELJ6LWsamVfwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=yjO5qST8Q8TcgxBkjKMYiY4AcXu0mpADPzeLL4b1x20=; b=UYDA2DwmBplE/7ZAaOGAX0JYBDQJ7bUee4RJAXnf1Bb6Ja7bxlSed3eafpsyRG1ZhShlTgzY20zmY62DohTNZ5LLV6DLoIAT/Vs9OXRZY775FEkzKD51vthPiB7EB0vZP6m0yKnSVbNn5FwVtTHWeYP6Xrya3Bqr1EXfQ2Ewtgs3VlldcT6Mjt0KgrYqtr/Ii9WDaCaaNnme9HhqYwpYxO6wVx35usYjALi8Fi9aH157S/fw8iaMjCK2EGPI+yMNK751KP6lDdAmSnnjq6CkumhEBB5+AH9PCt6lxV0dVEt1UOWJRsaG/+2Dfhjz2+sNoLIfj91RY8EA+jpWj2a9hg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=yjO5qST8Q8TcgxBkjKMYiY4AcXu0mpADPzeLL4b1x20=; b=zS9izS0B6wIR6Vi0NpYX7hf3wPSJv5XKrl/hcL4hgHsUwvxSt0kbNYiiznQQ8EWcZ3rMi+wmWtKmCrwYQk+S3K2j9gOhAFawZpPEZQ1vpfqzN36gQPM629aawsL6TTmnQgtQ1srpVFKah73mR7mIX4x8WbqT1AXG3w0w2hgP5o0= Received: from DM4PR12MB5055.namprd12.prod.outlook.com (2603:10b6:5:39a::20) by CY8PR12MB7123.namprd12.prod.outlook.com (2603:10b6:930:60::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7587.35; Mon, 20 May 2024 10:42:05 +0000 Received: from DM4PR12MB5055.namprd12.prod.outlook.com ([fe80::acbd:ea93:4496:51a5]) by DM4PR12MB5055.namprd12.prod.outlook.com ([fe80::acbd:ea93:4496:51a5%7]) with mapi id 15.20.7587.035; Mon, 20 May 2024 10:42:03 +0000 From: "Sebastian, Selwin" To: "Ande, Venkat Kumar" , "dev@dpdk.org" CC: "stable@dpdk.org" Subject: RE: [PATCH v2 11/25] net/axgbe: flow Tx Ctrl Registers are h/w version dependent Thread-Topic: [PATCH v2 11/25] net/axgbe: flow Tx Ctrl Registers are h/w version dependent Thread-Index: AQHaoHw+QWCUSjEpa0SFQFwsG0pm2bGgA7cQ Date: Mon, 20 May 2024 10:42:03 +0000 Message-ID: References: <20240412125013.10498-1-VenkatKumar.Ande@amd.com> <20240507124305.2318-1-venkatkumar.ande@amd.com> <20240507124305.2318-11-venkatkumar.ande@amd.com> In-Reply-To: <20240507124305.2318-11-venkatkumar.ande@amd.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_ActionId=75866241-fe86-419a-944b-207729f69c5d; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_ContentBits=0; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_Enabled=true; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_Method=Standard; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_Name=AMD Internal Distribution Only; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_SetDate=2024-05-20T10:42:00Z; MSIP_Label_dce362fe-1558-4fb5-9f64-8a6240d76441_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d; authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: DM4PR12MB5055:EE_|CY8PR12MB7123:EE_ x-ms-office365-filtering-correlation-id: daee0f70-3977-4d18-d287-08dc78b97cc0 x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; ARA:13230031|1800799015|366007|376005|38070700009; x-microsoft-antispam-message-info: =?us-ascii?Q?+7sYLvL3wLt6htpsR8LxxRjvn4Wn2nKpX57Gz7/bMCs0n9b4POoj4S/0LXAs?= =?us-ascii?Q?Kj/xDQeuhSogSJOmsdMQ6j02201udl0oRpfNXS0qyeTG9xFVhiHPa24CaXi4?= =?us-ascii?Q?oUR0sKLguh4GFAVP/guyx9tkPGt13E1tiL1+tKBK2LfJz3gz2Upd/dRH2N4y?= =?us-ascii?Q?LgJLf4IAjELYtKdA6LUQhlHN9W0rg5boCteUn7Ejkdzt4Vf89OUHtLfGsHGQ?= =?us-ascii?Q?lUjq0PAELnZVETOwSc4r2dCbcr+nrvS/xZCBF0XlqOi2fBJ6esKREI2+fP33?= =?us-ascii?Q?sCla1p/1GONPg7lintK3nComxMv+wAkrea98cASYn8fc4Je7WS15CQAodmvB?= =?us-ascii?Q?xt4JqUrXq1e5pGbggq7F2BuQpxCJ30Z11QxwRTvLQbvkMzGy5PTKLo23rsI5?= =?us-ascii?Q?41yxC8GiaWUNEqFWlfTILuk0CZgShEgsKwhY5yWSeaPoYOOl/1zo5bUp3/cj?= =?us-ascii?Q?lO2sayfaOTsRsvnXCEVTPaZWcKBJ2PBzSbxfOCLNs3vX1lAGAq44ARykXIZs?= =?us-ascii?Q?GxE4X7q57vDrCGolHKJ/n9XQDl2eYE9HdY6p6hwkEQALOsWJPz5b9PTbSGna?= =?us-ascii?Q?BsJiIjuCgMwYxmu/HzACnq+A1sR2xkXKhTTHaV0IM1dykmOXVb7yQJwco7ES?= =?us-ascii?Q?Qd1M9QJewylJQWWx0AAe+qbKlXMlzMbqBb4ZzOxVir2/z6rFfEMcUlD7itWH?= =?us-ascii?Q?+STZOmb3uaAT2jF9LmqQBg++HfRKOFDEKXSAz+yllNb0LfT5mdhgq5hOSk3/?= =?us-ascii?Q?hCFECWxd2R/GnkWZ3SQO3a7n+eI+A+VG9VZFF1ZsiFFuVUJnTJJIf0/XQjXC?= =?us-ascii?Q?MjvP5bhxGwse5xUncjsub2He5mmEn111cpffcsLVsQBWpjJXTY2L8cWoLBRB?= =?us-ascii?Q?0jZXQdxQzas82WIxOGwZ4O55llUXhK+4C1iAu/YuvZFh2YOZQL/Ogm3gNW0A?= =?us-ascii?Q?8wziny4+sqcYFwH7Bs3GB4E6fsqiJAg9A6rmLi8MrqvSEpez3AMqOhECS9oj?= =?us-ascii?Q?ScutPcZC4qI/TfLJ6iHucretCTIzb7aLRsMSqgM0DptSQV+vLefIOvvk0pgA?= =?us-ascii?Q?uNlQf0GPeUuuRA9n86k/idVGTewChVVW63Q5W863Bn7MqyhVmXd56uM2fVoZ?= =?us-ascii?Q?T6vS6I5R8N7HErioiBwcnqUnsp1BHCO1DztcQmvDpliccC+1KdIb0JWwuAf1?= =?us-ascii?Q?l2vMPIEVSZ1f1I3QXQjmyAhT/j7mKb2fsMDfUHJ/LoqZ4ntaPuW1+rW+d862?= =?us-ascii?Q?91GZs1TDpyCPtUYO8W04xCukRiyAweiKcMZHrTT1QtbsHlHCo8hWEBd3wy+M?= =?us-ascii?Q?Ix+KsghLoLlx5mMmxuxfVUI88phMu42xMuHyp/FlCOdRVQ=3D=3D?= x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DM4PR12MB5055.namprd12.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230031)(1800799015)(366007)(376005)(38070700009); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?ZZF3HJdNcNZy7VmffSTzQ2Jw+4ztuzmo4JUTR6BzaqpVfAcOn1zfshhZr1qn?= =?us-ascii?Q?HILqAW2vtRT2suT0hj9UZbvSyy3ZoAJYR/bvq6h29dNfxlU7+VDcyZ5gGLwh?= =?us-ascii?Q?f7G5Z0vczziKHhXu1QnCbsm3pE7FpKLVrjG36pXP54i+bO9+MX+mEl4HLf8q?= =?us-ascii?Q?lhxD613XvZOm0uoBZF9tbuDguKCkXZpkCwuC4CXgYUy0ofsclbEHIGUf7yoV?= =?us-ascii?Q?Y8Wb7DrC8aZhRROwxH9a3LbwJqYdAbRl4bLRoEH3s95fgtzXaCSnf9/Tbqel?= =?us-ascii?Q?RhBZySbKo1Di5a0B6J1D84elR3N7/AqzcPe2OKDxpx+dvmtnQeLNwWcGQ8ab?= =?us-ascii?Q?wCxOU6BOMgGTNI0U+beFlRGBUvxv/5DevQTGD/o4G6KjEceKKie3Qk58jHQ3?= =?us-ascii?Q?aE6PFjZaaQWUuMKOJnaMehoKJd1MhGAdv9yWBMv0D5AVE1ay2EfE35r4pBt6?= =?us-ascii?Q?R9GiNTaoaQ81RccVMhYAyirZMllVkmhbpauYS1LUjlKhwshXPrljTB7F/niI?= =?us-ascii?Q?I2oXgeZ93PkEDIq1aMgKOib4wVwuudnq05/vdDuDtuMNj2ZK755IVVoTi1ex?= =?us-ascii?Q?K1ZPoE1LzJYLkmsus121X4abE8MBkY7ssWGQJ5u6adi2GFb41YoxTZmJRgwQ?= =?us-ascii?Q?5LQFXa5GBta8Dk32InsThkVRrAqi7RN9UzOR3yhgwL3/GhdEztyKPbnmjRdE?= =?us-ascii?Q?HkWx+thJ1Kk1KHJUU7/VPkPkBbCutxWNDzp3KC61UnAV9hNpw5MTbj8jkr2/?= =?us-ascii?Q?J9XrVvL4EouUkDPrsNuCK1a+B8753iHSllLHYv5MeOJ1EADyK37nM3O5wmGz?= =?us-ascii?Q?PnhHAZoYr8nSBGl3mS734Rd/RZOmHYW+ZwHh8MYb6gfRxHfheMw1oYPUg6XR?= =?us-ascii?Q?mde+jApu7CLyte6HnNRtCXhwZB46QPtHIDEopLWfy5mV0cwtg7wiyVWqOUH8?= =?us-ascii?Q?HkCaz2lV2ntRD+3nxNDbB/DHxG5VxFX4pBi7EW0u7Xh+TytFYXfWEe4Wch6M?= =?us-ascii?Q?p30VHTQlDlY3l6cElSsM4uUyROwLayiUjw+exv10mfcq4FruHupY3dAnsYok?= =?us-ascii?Q?A2XIxHoztrzDxh2S3Jp0HlIiOJpwT46ibRKw/3/P6R0LnWpBem/38iXClm3O?= =?us-ascii?Q?6Po9jf0EoWTAS5iurAaN9Pp2iFL+MADZN4opULcCDl9yVoJ0qtgCdTcyKzQL?= =?us-ascii?Q?VcsCyQ/CL0lreNFP4K9QeNiLU2rQZVKzdtjvVn//+lDIhvuW0zD0gByIN7sr?= =?us-ascii?Q?NAY1B4oZFsj3iKxBcjlPSFRkO03No1f0L1pNUgzng8No8K2Zx2gLPKrdMZ5i?= =?us-ascii?Q?4MiAaAKCB6cyBW9UnQWo30k/AJqmdWC8Fadh4IKHmzzNzgfmPAN6i0hLsrC1?= =?us-ascii?Q?RddBwrfq4vs1KQRECGAQanCVPfYPIk7Wx3qzNXMfJMtFKQqSzBmbs3g9P16B?= =?us-ascii?Q?V1g2VXINkFb1XLmMLTZEyobXTkl6l2GTfG0ESgBWJS7BUTz2GSzOkxaecHob?= =?us-ascii?Q?d6Lh/x4aRsmjv6uTPj4g06YgLYgr1EmgGLeed6D9hN3ds23wZn6UQSciyoNa?= =?us-ascii?Q?LSaFizAjhhQeA0E3B5NXu8/ULlQMRs42TXwoHb/s?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: DM4PR12MB5055.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: daee0f70-3977-4d18-d287-08dc78b97cc0 X-MS-Exchange-CrossTenant-originalarrivaltime: 20 May 2024 10:42:03.7025 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: eKz35jGtbcjQ4FoMubz5qxSr+YGMRcd5SMcnXNrnQ/zv5gEJljKEHLPPurrWaVukgDWvRgalPd83Y8swoVM7eg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY8PR12MB7123 X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org [AMD Official Use Only - AMD Internal Distribution Only] Acked-by: Selwin Sebastian -----Original Message----- From: Ande, Venkat Kumar Sent: Tuesday, May 7, 2024 6:13 PM To: dev@dpdk.org Cc: Sebastian, Selwin ; Ande, Venkat Kumar ; stable@dpdk.org Subject: [PATCH v2 11/25] net/axgbe: flow Tx Ctrl Registers are h/w version= dependent There is difference in the TX Flow Control registers (TFCR) between the rev= isions of the hardware. The older revisions of hardware used to have single= register per queue. Whereas, the newer revision of hardware (from ver 30H = onwards) have one register per priority. Without the fix the user will face problem in TX operation on new 30H HW Fixes: 7c4158a5b592 ("net/axgbe: add DMA programming and start/stop") Cc: stable@dpdk.org Signed-off-by: Venkat Kumar Ande --- drivers/net/axgbe/axgbe_dev.c | 25 +++++++++++++++---------- 1 file changed, 15 insertions(+), 10 deletions(-) diff --git a/drivers/net/axgbe/axgbe_dev.c b/drivers/net/axgbe/axgbe_dev.c = index 9b0073eea6..5233633a53 100644 --- a/drivers/net/axgbe/axgbe_dev.c +++ b/drivers/net/axgbe/axgbe_dev.c @@ -269,20 +269,28 @@ static int axgbe_set_speed(struct axgbe_port *pdata, = int speed) return 0; } +static unsigned int axgbe_get_fc_queue_count(struct axgbe_port *pdata) +{ + unsigned int max_q_count =3D AXGMAC_MAX_FLOW_CONTROL_QUEUES; + + /* From MAC ver 30H the TFCR is per priority, instead of per queue = */ + if (AXGMAC_GET_BITS(pdata->hw_feat.version, MAC_VR, SNPSVER) >=3D 0= x30) + return max_q_count; + else + return (RTE_MIN(pdata->tx_q_count, max_q_count)); } + static int axgbe_disable_tx_flow_control(struct axgbe_port *pdata) { - unsigned int max_q_count, q_count; unsigned int reg, reg_val; - unsigned int i; + unsigned int i, q_count; /* Clear MTL flow control */ for (i =3D 0; i < pdata->rx_q_count; i++) AXGMAC_MTL_IOWRITE_BITS(pdata, i, MTL_Q_RQOMR, EHFC, 0); /* Clear MAC flow control */ - max_q_count =3D AXGMAC_MAX_FLOW_CONTROL_QUEUES; - q_count =3D RTE_MIN(pdata->tx_q_count, - max_q_count); + q_count =3D axgbe_get_fc_queue_count(pdata); reg =3D MAC_Q0TFCR; for (i =3D 0; i < q_count; i++) { reg_val =3D AXGMAC_IOREAD(pdata, reg); @@ -297,9 +305,8 @@ static int axgbe_disable_tx_flow_control(struct axgbe_p= ort *pdata) static int axgbe_enable_tx_flow_control(struct axgbe_port *pdata) { - unsigned int max_q_count, q_count; unsigned int reg, reg_val; - unsigned int i; + unsigned int i, q_count; /* Set MTL flow control */ for (i =3D 0; i < pdata->rx_q_count; i++) { @@ -316,9 +323,7 @@ sta= tic int axgbe_enable_tx_flow_control(struct axgbe_port *pdata) } /* Set MAC flow control */ - max_q_count =3D AXGMAC_MAX_FLOW_CONTROL_QUEUES; - q_count =3D RTE_MIN(pdata->tx_q_count, - max_q_count); + q_count =3D axgbe_get_fc_queue_count(pdata); reg =3D MAC_Q0TFCR; for (i =3D 0; i < q_count; i++) { reg_val =3D AXGMAC_IOREAD(pdata, reg); -- 2.34.1