From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from dpdk.org (dpdk.org [92.243.14.124]) by inbox.dpdk.org (Postfix) with ESMTP id 93CC2A0521 for ; Tue, 3 Nov 2020 10:15:49 +0100 (CET) Received: from [92.243.14.124] (localhost [127.0.0.1]) by dpdk.org (Postfix) with ESMTP id 62B2EC80E; Tue, 3 Nov 2020 10:15:48 +0100 (CET) Received: from nat-hk.nvidia.com (nat-hk.nvidia.com [203.18.50.4]) by dpdk.org (Postfix) with ESMTP id B4DC4C80E; Tue, 3 Nov 2020 10:15:45 +0100 (CET) Received: from HKMAIL103.nvidia.com (Not Verified[10.18.92.9]) by nat-hk.nvidia.com (using TLS: TLSv1.2, AES256-SHA) id ; Tue, 03 Nov 2020 17:15:43 +0800 Received: from HKMAIL102.nvidia.com (10.18.16.11) by HKMAIL103.nvidia.com (10.18.16.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 3 Nov 2020 09:15:43 +0000 Received: from NAM11-DM6-obe.outbound.protection.outlook.com (104.47.57.177) by HKMAIL102.nvidia.com (10.18.16.11) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Tue, 3 Nov 2020 09:15:42 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Z5rLZXBNYj85H49fA/jOo50OtGPPF2xZavJp5aoSr94zLMsEWdcyDcKS58a8++i2Vukv1B9XLrAdewITWVPhWrx/YsFJJk+JAdeybr7JQVAndzkHt+JY6MJa8KMK2fcyqSeeHFTQU8q8gxpWXqsBW+koOaBsp58inE9IP6LPz254WO03uy9jSH4HXY4iRR9XBawinVGKjarzS7Vai1a576d5a4dfBkGEGXCKY+6W51lyc1pGDTmSpnRmyrZ4ViFnQ3aeAiI2qOePm5/kexIU5Jpv3qJ7P7f9IrSNz21y0b8yMPlW67Ih0jXG5cb+1S9oexZA+i/JHplijkeK68Cm9g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SavbK/EhwP7xmPLyvyYGLqj2UMAYS8fG8YsE+pcBOoU=; b=MVorMFvKQff2HXa7qaxj/P5TTmdsCMXybNN7nuXXf2fMP83hFxok+PTWg5+RdPZsAAb8VEOQxljaWGIK3ydyHHWrqpKnD4+BwXR0+y3BJg5DuZAFnyW9JkAQrbyw6Irxe+KuLsIL0aYU6vbCR7cuQ4vtwA8yadE/V7H9i5x4sOVY4A9Mm9jx2TqE7ZrewDMaNVX+pgHrCF39RWHzqA+GncGtiF4lhE1KoaFCP7/bSMUBgkqQkSvU0t0wOTFYn4OSk4oUcVIWYenSrpkUNyMat9q+p/V/lxduHiaCTL6PTb9EuWyQ8+IRukg5s2pNaAOsPgWw/spL/0eq0WVXhELZGA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com; dkim=pass header.d=nvidia.com; arc=none Received: from MW2PR12MB2492.namprd12.prod.outlook.com (2603:10b6:907:8::19) by MWHPR1201MB0240.namprd12.prod.outlook.com (2603:10b6:301:58::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3499.18; Tue, 3 Nov 2020 09:15:36 +0000 Received: from MW2PR12MB2492.namprd12.prod.outlook.com ([fe80::39f3:2b4b:6018:4b88]) by MW2PR12MB2492.namprd12.prod.outlook.com ([fe80::39f3:2b4b:6018:4b88%7]) with mapi id 15.20.3499.030; Tue, 3 Nov 2020 09:15:36 +0000 From: Matan Azrad To: Tal Shnaiderman , "dev@dpdk.org" CC: NBU-Contact-Thomas Monjalon , Shahaf Shuler , Slava Ovsiienko , "stable@dpdk.org" Thread-Topic: [PATCH v2] common/mlx5: split relaxed ordering set for read and write Thread-Index: AQHWsb6Q9MJXwHbVy0OGcBOD8GiEFam2IAMg Date: Tue, 3 Nov 2020 09:15:36 +0000 Message-ID: References: <20201030122644.15616-1-talshn@nvidia.com> <20201103085122.8348-1-talshn@nvidia.com> In-Reply-To: <20201103085122.8348-1-talshn@nvidia.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: nvidia.com; dkim=none (message not signed) header.d=none;nvidia.com; dmarc=none action=none header.from=nvidia.com; x-originating-ip: [77.126.110.58] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: 6cc90855-ca5e-4044-46b4-08d87fd90654 x-ms-traffictypediagnostic: MWHPR1201MB0240: x-ld-processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:238; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: uthuuzPWcUCx5TXRuJ+0EL3rF1DZcAhw//J9yKeRAabiv8hwRAKky2OM4BFAFXWX9gNi3J/tdQHf8xzFbL5aF2PBwKeW2fbc+bfSU4B1YHrG15yTL5SGwLVzm+zXieathZvztSmOnugaUTGR+hdUrmZjywpKw1SCCf1dLX7zNKRr/0b52i3obmLekdgkvsQZ/PEfMrdAvQIFkAMLZPWWQhRWJu8SMjJvB/9IiOOw7ci6/u1LKFOAetmyya9kEI/XxvfSB7QL6vzFSlkAXQs40hIsqgsImp1rrulEGU0jZOr8OYQ8RZZiLRMFUT2vdOzYeAXcMZM5y9mwrzaRhnG2Ag== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:MW2PR12MB2492.namprd12.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(136003)(346002)(376002)(396003)(366004)(71200400001)(2906002)(66556008)(86362001)(66476007)(64756008)(76116006)(55016002)(7696005)(66946007)(316002)(66446008)(8936002)(33656002)(8676002)(4744005)(186003)(52536014)(54906003)(5660300002)(83380400001)(6506007)(26005)(9686003)(4326008)(478600001)(110136005); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata: 1kzGUZK52sFBzszrg19FHI8RoWmlHi0XqAXv+dtH/iV2Dkh3x6TgqG+aCayfBf97Reym+mA9yx8QvwN08gMBtGbeqFFG1h17eg+M+ZhBtmCb+rECdBBxtZN7vSW2Iz7hQwf47/1v/m6mZ4Dhrcl3k5IN7QEkgvObPLPp/YAsrLbCGSSDvwAXcE8eUr50gnVN4FVapktbS4SnnhmAujjUFoNAqrRj7f/gE6mZGveqbVdCvZ4iMheFbOKCMGK637zdap+W5LV6S8k0SqpNPFXDtV6/xbt7jYWzPiioHVOF3Rza3nn21X2G0Vr4VH3wh8tsqoWug19lD+UrXMhFwAf+HSgV042gGe+EK1fCRd+eMepunLLzLPpncfOQwE50N4RATWmBmB9OSW5+3QI4qO/1X/spLK2ncR2bTm5PmkeVsXJcqp9rHciFz4q8jYNf6jEvJWfYI6ggzWUbPLX/aGQAewM/62kCMmr9phDn27f6rj6cxXjGSlkXqN8OSC/ujPH6P8T00yv3k5AI7W1fOWNvtICEUjpdU6ZfOBWPcFQERIjv8ggQ/kZnywfvltDtHZ9HHvlyiUIg0icun30t1/Re1zBPpDqXURBHfAOQ2LNkckOL+jeGQFdET3AN8zcdsBEm1sbB+MJWP75MaaJrM0DbpQ== Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: MW2PR12MB2492.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 6cc90855-ca5e-4044-46b4-08d87fd90654 X-MS-Exchange-CrossTenant-originalarrivaltime: 03 Nov 2020 09:15:36.2333 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 2QjKGwmF/ns/JBAf52KYg8/bVQwv1D7lGqE2hUvReegtaaJe7MrgTk3aZnlmjASAqHWJ+lTqo08BO7mD45Puig== X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR1201MB0240 X-OriginatorOrg: Nvidia.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1604394943; bh=SavbK/EhwP7xmPLyvyYGLqj2UMAYS8fG8YsE+pcBOoU=; h=ARC-Seal:ARC-Message-Signature:ARC-Authentication-Results:From:To: CC:Subject:Thread-Topic:Thread-Index:Date:Message-ID:References: In-Reply-To:Accept-Language:Content-Language:X-MS-Has-Attach: X-MS-TNEF-Correlator:authentication-results:x-originating-ip: x-ms-publictraffictype:x-ms-office365-filtering-correlation-id: x-ms-traffictypediagnostic:x-ld-processed: x-ms-exchange-transport-forked:x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers:x-ms-exchange-senderadcheck: x-microsoft-antispam:x-microsoft-antispam-message-info: x-forefront-antispam-report:x-ms-exchange-antispam-messagedata: Content-Type:Content-Transfer-Encoding:MIME-Version: X-MS-Exchange-CrossTenant-AuthAs: X-MS-Exchange-CrossTenant-AuthSource: X-MS-Exchange-CrossTenant-Network-Message-Id: X-MS-Exchange-CrossTenant-originalarrivaltime: X-MS-Exchange-CrossTenant-fromentityheader: X-MS-Exchange-CrossTenant-id:X-MS-Exchange-CrossTenant-mailboxtype: X-MS-Exchange-CrossTenant-userprincipalname: X-MS-Exchange-Transport-CrossTenantHeadersStamped:X-OriginatorOrg; b=sGdHpyeeerwVYKfHT0sbOOnTOgffh4Jx7f/nljbSoC2BA/AMopo25i/pfGm5WwbyG sRlEQBVpXpNdds/04qiv5k0MfpaEI2yASh+iHDqoFQSc9yxCqhNDR4bDHB4mnvCthc dVSF9Lcw+1x86BMkOGxjIbTRDXDOJIw02ODa+C1g5lCdxxPWuzvm+mPXJJSi6Mb/Il AsKK83pYBBwhT83Vfu6wl+tso5Acx/bBiX9fLajk9NAGTw3H9t9Vu7uxycu0Thu9Qd 4XZKAXCMa32WtN9qYS1qmuYzU8qhODP4CRnMJxtYJgHfv9X447tbheC5rpYjLW3uWe 7/NPFZUzFBDfA== Subject: Re: [dpdk-stable] [PATCH v2] common/mlx5: split relaxed ordering set for read and write X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: stable-bounces@dpdk.org Sender: "stable" From: Tal Shnaiderman > The current DevX implementation of the relaxed ordering feature is enabli= ng > relaxed ordering usage only if both relaxed ordering read AND write are > supported. In that case both relaxed ordering read and write are activat= ed. >=20 > This commit will optimize the usage of relaxed ordering by enabling it wh= en > the read OR write features are supported. Each relaxed ordering type wil= l be > activated according to its own capability bit. >=20 > This will align the DevX flow with the verbs implementation of ibv_reg_mr > when using the flag IBV_ACCESS_RELAXED_ORDERING >=20 > Fixes: 53ac93f71ad1 ("net/mlx5: create relaxed ordering memory regions") > Cc: stable@dpdk.org >=20 > Signed-off-by: Tal Shnaiderman Acked-by: Matan Azrad