From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-eopbgr60056.outbound.protection.outlook.com [40.107.6.56]) by dpdk.org (Postfix) with ESMTP id 8CA474C96; Thu, 20 Dec 2018 02:01:08 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector1-arm-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=nvYrUIKhhkWjpOt/bmgVlQlZTagQvzMXedqgTz3hj8Y=; b=MOSPY6YZksf58Yez9CPrZ6/aF4XpQzpb6q4PZ+rfWPkYwvFL5AKsqg8hGOpdbUV3HmQqbNalyF8xyyvyp5ZPgJ7Ag316q51t/HqJc13D+7wkYCx5kL9WyviHj378g5v01RL1FkqZxThCR7aLTxsjaRQgKJYpI2qIVaUC9HXBVAA= Received: from VI1PR08MB3167.eurprd08.prod.outlook.com (52.133.15.142) by VI1PR08MB0607.eurprd08.prod.outlook.com (10.163.169.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1446.19; Thu, 20 Dec 2018 01:01:05 +0000 Received: from VI1PR08MB3167.eurprd08.prod.outlook.com ([fe80::b5a5:e179:34f1:7d21]) by VI1PR08MB3167.eurprd08.prod.outlook.com ([fe80::b5a5:e179:34f1:7d21%5]) with mapi id 15.20.1446.018; Thu, 20 Dec 2018 01:01:05 +0000 From: "Gavin Hu (Arm Technology China)" To: "Ananyev, Konstantin" , "Joyce Kong (Arm Technology China)" , "dev@dpdk.org" CC: nd , "thomas@monjalon.net" , "hemant.agrawal@nxp.com" , Honnappa Nagarahalli , "stable@dpdk.org" , "chaozhu@linux.vnet.ibm.com" , "jerinj@marvell.com" , nd Thread-Topic: [dpdk-dev] [PATCH v1 1/2] test/rwlock: add perf test case Thread-Index: AQHUkpU+tvfytW5el0WAjOS1oBMpNKWGwbsAgAAXKIA= Date: Thu, 20 Dec 2018 01:01:05 +0000 Message-ID: References: <1544672265-219262-1-git-send-email-joyce.kong@arm.com> <1544672265-219262-2-git-send-email-joyce.kong@arm.com> <2601191342CEEE43887BDE71AB977258010D8BCD43@IRSMSX106.ger.corp.intel.com> In-Reply-To: <2601191342CEEE43887BDE71AB977258010D8BCD43@IRSMSX106.ger.corp.intel.com> Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: spf=none (sender IP is ) smtp.mailfrom=Gavin.Hu@arm.com; x-originating-ip: [113.29.88.7] x-ms-publictraffictype: Email x-microsoft-exchange-diagnostics: 1; VI1PR08MB0607; 6:6gYU2EKYVU4Tb+BpvHsqn1XhKZuolz1cg+MJZ5hBI6pBpW4NDH8ah2UZZP0pcuZUCjIMdQYWXbkgtFWhmU/FGL0syuS0FNwYaRK+G7f+fYzoy0H4+TPBOSYShGsZr4bW6qF35ekhOc1Ys6lvgdFfKke0cxLKTwYTIlhvpz9k6zkx+QlhDXentTXgPnmzMtTh1pu74wd8txFF/K4gvTuRJPafh7WWCNfNyYakWHoQiZ03Tv6vL3fj+nJZv7ta3Kr2vJcHRNWBPTDzy4RmKG3mHhFA2bbBe+DizrdsZsBSUcaDzygUyPmPxMNADeE5G8RdtfggwWhMRVBQ7CughcHcgb+2aIpmzr6WP0LH4XAQpVg941c9G74gg8NNv96kGWnMU9sL5p9lNh3503KqnUS1cW9XRAB3WNUKhgDQjvhivxGF4AnjadEI7JokfkOnX1kaf5c+oPBcSAakVjZ7ynfxxA==; 5:6gekQw4y0ditji2qUO9AJaOtD7Jg623v6OI1+7L8WJzb629+fveYPqFTRxmo5/SWdYx2zPUNB5hdH6jnrBe+q0npjmrlEIwl512iEItVdJlS64xylEd0Jpt60q4vNgG564c8zu5OY7LeGZBPaDakakJvGfJQSf3KKGFOn6fzvsI=; 7:ujPU6iEZiUHhXzGFmlNwcWRPfza851N8e4deq6FfvuRKNfhSOAWmkdiBp3A0w5DYAXINdK/WlMUjxYPZzOiqh3g4X8cdyMWP9V1PR7GpybZ3ulYDu6M1+CN66CzT6GOnMnRGYhLHgNyTvNnWSc1Dmw== x-ms-exchange-antispam-srfa-diagnostics: SOS;SOR; x-ms-office365-filtering-correlation-id: 562df5a5-6bfc-4a7a-92ae-08d666169eab x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: BCL:0; PCL:0; RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(7168020)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(4618075)(2017052603328)(7153060)(7193020); SRVR:VI1PR08MB0607; x-ms-traffictypediagnostic: VI1PR08MB0607: nodisclaimer: True x-microsoft-antispam-prvs: x-ms-exchange-senderadcheck: 1 x-exchange-antispam-report-cfa-test: BCL:0; PCL:0; RULEID:(8211001083)(3230021)(999002)(5005026)(6040522)(2401047)(8121501046)(3231475)(944501520)(52105112)(93006095)(93001095)(10201501046)(3002001)(6055026)(149066)(150057)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123560045)(20161123562045)(20161123564045)(20161123558120)(201708071742011)(7699051)(76991095); SRVR:VI1PR08MB0607; BCL:0; PCL:0; RULEID:; SRVR:VI1PR08MB0607; x-forefront-prvs: 0892FA9A88 x-forefront-antispam-report: SFV:NSPM; SFS:(10009020)(396003)(376002)(346002)(366004)(39860400002)(136003)(199004)(189003)(13464003)(81166006)(7696005)(53936002)(81156014)(478600001)(55016002)(2501003)(8676002)(14454004)(97736004)(102836004)(54906003)(8936002)(55236004)(6506007)(53546011)(68736007)(86362001)(2906002)(110136005)(186003)(72206003)(76176011)(6246003)(26005)(9686003)(74316002)(316002)(105586002)(33656002)(106356001)(5660300001)(305945005)(229853002)(99286004)(4326008)(6436002)(6116002)(446003)(3846002)(71200400001)(66066001)(476003)(11346002)(71190400001)(7736002)(256004)(14444005)(25786009)(486006); DIR:OUT; SFP:1101; SCL:1; SRVR:VI1PR08MB0607; H:VI1PR08MB3167.eurprd08.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: arm.com does not designate permitted sender hosts) x-microsoft-antispam-message-info: UgBbuyslb0jM/zkOsiQIYLXNOA3CLoytcfRYPaHEWJ/ZaWul7Qn2q1bteUWqbLMuKcvgAgNBZaBAOJP2fs16AKW1Ub25oX0itjnf6jNmfqIWyxEMlUuSXrqqD/7wJpOt1vk0jW0K39GsglWLJcnu7QKZB4OipQT7tUyMkjmw5UOuvFKuavGtZYSXQFECrc1w3Tli3eLNzXF1SPw6DglUOGrL5t/BYNV6xIcpvYWifj1OR3pCrmbdyhl6CslshKwWcMnT4WJZZ8TTyic19Y4mDKw8bq+A8j6IJS3NRyJ9EuIzqTS/cvD7eHSHv48oKn62 spamdiagnosticoutput: 1:99 spamdiagnosticmetadata: NSPM Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-Network-Message-Id: 562df5a5-6bfc-4a7a-92ae-08d666169eab X-MS-Exchange-CrossTenant-originalarrivaltime: 20 Dec 2018 01:01:05.5741 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR08MB0607 Subject: Re: [dpdk-stable] [dpdk-dev] [PATCH v1 1/2] test/rwlock: add perf test case X-BeenThere: stable@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: patches for DPDK stable branches List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 20 Dec 2018 01:01:09 -0000 > -----Original Message----- > From: Ananyev, Konstantin > Sent: Thursday, December 20, 2018 7:35 AM > To: Joyce Kong (Arm Technology China) ; > dev@dpdk.org > Cc: nd ; thomas@monjalon.net; > jerin.jacob@caviumnetworks.com; hemant.agrawal@nxp.com; Honnappa > Nagarahalli ; Gavin Hu (Arm Technology > China) ; stable@dpdk.org > Subject: RE: [dpdk-dev] [PATCH v1 1/2] test/rwlock: add perf test case >=20 >=20 > Hi, >=20 > > > > Add performance test on all available cores to benchmark the scaling > > up performance and fairness of rw_lock. > > > > Fixes: af75078faf ("first public release") > > Cc: stable@dpdk.org > > > > Suggested-by: Gavin Hu > > Signed-off-by: Joyce Kong > > Reviewed-by: Honnappa Nagarahalli > > Reviewed-by: Ola Liljedahl > > Reviewed-by: Gavin Hu > > Reviewed-by: Ruifeng Wang > > --- > > test/test/test_rwlock.c | 71 > > +++++++++++++++++++++++++++++++++++++++++++++++++ > > 1 file changed, 71 insertions(+) > > > > diff --git a/test/test/test_rwlock.c b/test/test/test_rwlock.c index > > 29171c4..4766c09 100644 > > --- a/test/test/test_rwlock.c > > +++ b/test/test/test_rwlock.c > > @@ -4,6 +4,7 @@ > > > > #include > > #include > > +#include > > #include > > #include > > > > @@ -44,6 +45,7 @@ > > > > static rte_rwlock_t sl; > > static rte_rwlock_t sl_tab[RTE_MAX_LCORE]; > > +static rte_atomic32_t synchro; > > > > static int > > test_rwlock_per_core(__attribute__((unused)) void *arg) @@ -65,6 > > +67,72 @@ test_rwlock_per_core(__attribute__((unused)) void *arg) > > return 0; > > } > > > > +static rte_rwlock_t lk =3D RTE_RWLOCK_INITIALIZER; static uint64_t > > +lock_count[RTE_MAX_LCORE] =3D {0}; > > + > > +#define TIME_MS 100 > > + > > +static int > > +load_loop_fn(__attribute__((unused)) void *arg) { > > + uint64_t time_diff =3D 0, begin; > > + uint64_t hz =3D rte_get_timer_hz(); > > + uint64_t lcount =3D 0; > > + const unsigned int lcore =3D rte_lcore_id(); > > + > > + /* wait synchro for slaves */ > > + if (lcore !=3D rte_get_master_lcore()) > > + while (rte_atomic32_read(&synchro) =3D=3D 0) > > + ; > > + > > + begin =3D rte_rdtsc_precise(); > > + while (time_diff < hz * TIME_MS / 1000) { > > + rte_rwlock_write_lock(&lk); > > + rte_pause(); >=20 > Wouldn't it be more realistic to write/read some shared data here? > Again extra checking could be done in that case that lock behaves as > expected. Will do it in v2, thanks! >=20 > > + rte_rwlock_write_unlock(&lk); > > + rte_rwlock_read_lock(&lk); > > + rte_rwlock_read_lock(&lk); >=20 > Wonder what is the point of double rdlock here? > Konstantin Double rd lock is to check rd locks will not block each other.=20 Anyway I will remove it in v2 if no concerns here. >=20 > > + rte_pause(); > > + rte_rwlock_read_unlock(&lk); > > + rte_rwlock_read_unlock(&lk); > > + lcount++; > > + /* delay to make lock duty cycle slightly realistic */ > > + rte_pause(); > > + time_diff =3D rte_rdtsc_precise() - begin; > > + } > > + lock_count[lcore] =3D lcount; > > + return 0; > > +} > > +