From: "Xia, Chenbo" <chenbo.xia@intel.com>
To: David Marchand <david.marchand@redhat.com>,
"dev@dpdk.org" <dev@dpdk.org>
Cc: "thomas@monjalon.net" <thomas@monjalon.net>,
"ferruh.yigit@amd.com" <ferruh.yigit@amd.com>,
"nipun.gupta@amd.com" <nipun.gupta@amd.com>,
"Richardson, Bruce" <bruce.richardson@intel.com>,
"McDaniel, Timothy" <timothy.mcdaniel@intel.com>,
Julien Aube <julien_dpdk@jaube.fr>,
"Gaetan Rivet" <grive@u256.net>
Subject: RE: [PATCH v2 10/15] pci: define some PCIe constants
Date: Thu, 7 Sep 2023 13:16:43 +0000 [thread overview]
Message-ID: <CH3PR11MB83623E1DD94B213472FDBFAD9CEEA@CH3PR11MB8362.namprd11.prod.outlook.com> (raw)
In-Reply-To: <20230821113549.3191921-11-david.marchand@redhat.com>
> -----Original Message-----
> From: David Marchand <david.marchand@redhat.com>
> Sent: Monday, August 21, 2023 7:36 PM
> To: dev@dpdk.org
> Cc: thomas@monjalon.net; ferruh.yigit@amd.com; Xia, Chenbo
> <chenbo.xia@intel.com>; nipun.gupta@amd.com; Richardson, Bruce
> <bruce.richardson@intel.com>; McDaniel, Timothy
> <timothy.mcdaniel@intel.com>; Julien Aube <julien_dpdk@jaube.fr>; Gaetan
> Rivet <grive@u256.net>
> Subject: [PATCH v2 10/15] pci: define some PCIe constants
>
> Define some PCI Express constants and use them in existing drivers.
>
> Signed-off-by: David Marchand <david.marchand@redhat.com>
> Acked-by: Bruce Richardson <bruce.richardson@intel.com>
> ---
> drivers/event/dlb2/pf/dlb2_main.c | 40 ++++++++++++-------------------
> drivers/net/bnx2x/bnx2x.c | 16 ++++++-------
> drivers/net/bnx2x/bnx2x.h | 35 ---------------------------
> lib/pci/rte_pci.h | 21 +++++++++++++---
> 4 files changed, 41 insertions(+), 71 deletions(-)
>
> diff --git a/drivers/event/dlb2/pf/dlb2_main.c
> b/drivers/event/dlb2/pf/dlb2_main.c
> index 6dbaa2ff97..8d960edef6 100644
> --- a/drivers/event/dlb2/pf/dlb2_main.c
> +++ b/drivers/event/dlb2/pf/dlb2_main.c
> @@ -27,16 +27,6 @@
> #define NO_OWNER_VF 0 /* PF ONLY! */
> #define NOT_VF_REQ false /* PF ONLY! */
>
> -#define DLB2_PCI_LNKCTL 16
> -#define DLB2_PCI_SLTCTL 24
> -#define DLB2_PCI_RTCTL 28
> -#define DLB2_PCI_EXP_DEVCTL2 40
> -#define DLB2_PCI_LNKCTL2 48
> -#define DLB2_PCI_SLTCTL2 56
> -#define DLB2_PCI_EXP_DEVSTA 10
> -#define DLB2_PCI_EXP_DEVSTA_TRPND 0x20
> -#define DLB2_PCI_EXP_DEVCTL_BCR_FLR 0x8000
> -
> #define DLB2_PCI_EXT_CAP_ID_PRI 0x13
> #define DLB2_PCI_EXT_CAP_ID_ACS 0xD
>
> @@ -249,27 +239,27 @@ dlb2_pf_reset(struct dlb2_dev *dlb2_dev)
> if (rte_pci_read_config(pdev, &dev_ctl_word, 2, off) != 2)
> dev_ctl_word = 0;
>
> - off = pcie_cap_offset + DLB2_PCI_LNKCTL;
> + off = pcie_cap_offset + RTE_PCI_EXP_LNKCTL;
> if (rte_pci_read_config(pdev, &lnk_word, 2, off) != 2)
> lnk_word = 0;
>
> - off = pcie_cap_offset + DLB2_PCI_SLTCTL;
> + off = pcie_cap_offset + RTE_PCI_EXP_SLTCTL;
> if (rte_pci_read_config(pdev, &slt_word, 2, off) != 2)
> slt_word = 0;
>
> - off = pcie_cap_offset + DLB2_PCI_RTCTL;
> + off = pcie_cap_offset + RTE_PCI_EXP_RTCTL;
> if (rte_pci_read_config(pdev, &rt_ctl_word, 2, off) != 2)
> rt_ctl_word = 0;
>
> - off = pcie_cap_offset + DLB2_PCI_EXP_DEVCTL2;
> + off = pcie_cap_offset + RTE_PCI_EXP_DEVCTL2;
> if (rte_pci_read_config(pdev, &dev_ctl2_word, 2, off) != 2)
> dev_ctl2_word = 0;
>
> - off = pcie_cap_offset + DLB2_PCI_LNKCTL2;
> + off = pcie_cap_offset + RTE_PCI_EXP_LNKCTL2;
> if (rte_pci_read_config(pdev, &lnk_word2, 2, off) != 2)
> lnk_word2 = 0;
>
> - off = pcie_cap_offset + DLB2_PCI_SLTCTL2;
> + off = pcie_cap_offset + RTE_PCI_EXP_SLTCTL2;
> if (rte_pci_read_config(pdev, &slt_word2, 2, off) != 2)
> slt_word2 = 0;
>
> @@ -296,7 +286,7 @@ dlb2_pf_reset(struct dlb2_dev *dlb2_dev)
> for (wait_count = 0; wait_count < 4; wait_count++) {
> int sleep_time;
>
> - off = pcie_cap_offset + DLB2_PCI_EXP_DEVSTA;
> + off = pcie_cap_offset + RTE_PCI_EXP_DEVSTA;
> ret = rte_pci_read_config(pdev, &devsta_busy_word, 2, off);
> if (ret != 2) {
> DLB2_LOG_ERR("[%s()] failed to read the pci device
> status\n",
> @@ -304,7 +294,7 @@ dlb2_pf_reset(struct dlb2_dev *dlb2_dev)
> return ret;
> }
>
> - if (!(devsta_busy_word & DLB2_PCI_EXP_DEVSTA_TRPND))
> + if (!(devsta_busy_word & RTE_PCI_EXP_DEVSTA_TRPND))
> break;
>
> sleep_time = (1 << (wait_count)) * 100;
> @@ -325,7 +315,7 @@ dlb2_pf_reset(struct dlb2_dev *dlb2_dev)
> return ret;
> }
>
> - devctl_word |= DLB2_PCI_EXP_DEVCTL_BCR_FLR;
> + devctl_word |= RTE_PCI_EXP_DEVCTL_BCR_FLR;
>
> ret = rte_pci_write_config(pdev, &devctl_word, 2, off);
> if (ret != 2) {
> @@ -347,7 +337,7 @@ dlb2_pf_reset(struct dlb2_dev *dlb2_dev)
> return ret;
> }
>
> - off = pcie_cap_offset + DLB2_PCI_LNKCTL;
> + off = pcie_cap_offset + RTE_PCI_EXP_LNKCTL;
> ret = rte_pci_write_config(pdev, &lnk_word, 2, off);
> if (ret != 2) {
> DLB2_LOG_ERR("[%s()] failed to write the pcie config
> space at offset %d\n",
> @@ -355,7 +345,7 @@ dlb2_pf_reset(struct dlb2_dev *dlb2_dev)
> return ret;
> }
>
> - off = pcie_cap_offset + DLB2_PCI_SLTCTL;
> + off = pcie_cap_offset + RTE_PCI_EXP_SLTCTL;
> ret = rte_pci_write_config(pdev, &slt_word, 2, off);
> if (ret != 2) {
> DLB2_LOG_ERR("[%s()] failed to write the pcie config
> space at offset %d\n",
> @@ -363,7 +353,7 @@ dlb2_pf_reset(struct dlb2_dev *dlb2_dev)
> return ret;
> }
>
> - off = pcie_cap_offset + DLB2_PCI_RTCTL;
> + off = pcie_cap_offset + RTE_PCI_EXP_RTCTL;
> ret = rte_pci_write_config(pdev, &rt_ctl_word, 2, off);
> if (ret != 2) {
> DLB2_LOG_ERR("[%s()] failed to write the pcie config
> space at offset %d\n",
> @@ -371,7 +361,7 @@ dlb2_pf_reset(struct dlb2_dev *dlb2_dev)
> return ret;
> }
>
> - off = pcie_cap_offset + DLB2_PCI_EXP_DEVCTL2;
> + off = pcie_cap_offset + RTE_PCI_EXP_DEVCTL2;
> ret = rte_pci_write_config(pdev, &dev_ctl2_word, 2, off);
> if (ret != 2) {
> DLB2_LOG_ERR("[%s()] failed to write the pcie config
> space at offset %d\n",
> @@ -379,7 +369,7 @@ dlb2_pf_reset(struct dlb2_dev *dlb2_dev)
> return ret;
> }
>
> - off = pcie_cap_offset + DLB2_PCI_LNKCTL2;
> + off = pcie_cap_offset + RTE_PCI_EXP_LNKCTL2;
> ret = rte_pci_write_config(pdev, &lnk_word2, 2, off);
> if (ret != 2) {
> DLB2_LOG_ERR("[%s()] failed to write the pcie config
> space at offset %d\n",
> @@ -387,7 +377,7 @@ dlb2_pf_reset(struct dlb2_dev *dlb2_dev)
> return ret;
> }
>
> - off = pcie_cap_offset + DLB2_PCI_SLTCTL2;
> + off = pcie_cap_offset + RTE_PCI_EXP_SLTCTL2;
> ret = rte_pci_write_config(pdev, &slt_word2, 2, off);
> if (ret != 2) {
> DLB2_LOG_ERR("[%s()] failed to write the pcie config
> space at offset %d\n",
> diff --git a/drivers/net/bnx2x/bnx2x.c b/drivers/net/bnx2x/bnx2x.c
> index faf061beba..cfd8e35aa3 100644
> --- a/drivers/net/bnx2x/bnx2x.c
> +++ b/drivers/net/bnx2x/bnx2x.c
> @@ -7630,8 +7630,8 @@ static uint32_t bnx2x_pcie_capability_read(struct
> bnx2x_softc *sc, int reg)
>
> static uint8_t bnx2x_is_pcie_pending(struct bnx2x_softc *sc)
> {
> - return bnx2x_pcie_capability_read(sc, PCIR_EXPRESS_DEVICE_STA) &
> - PCIM_EXP_STA_TRANSACTION_PND;
> + return bnx2x_pcie_capability_read(sc, RTE_PCI_EXP_TYPE_RC_EC) &
> + RTE_PCI_EXP_DEVSTA_TRPND;
> }
>
> /*
> @@ -7658,11 +7658,11 @@ static void bnx2x_probe_pci_caps(struct
> bnx2x_softc *sc)
> sc->devinfo.pcie_pm_cap_reg = caps->addr;
> }
>
> - link_status = bnx2x_pcie_capability_read(sc, PCIR_EXPRESS_LINK_STA);
> + link_status = bnx2x_pcie_capability_read(sc, RTE_PCI_EXP_LNKSTA);
>
> - sc->devinfo.pcie_link_speed = (link_status & PCIM_LINK_STA_SPEED);
> + sc->devinfo.pcie_link_speed = (link_status & RTE_PCI_EXP_LNKSTA_CLS);
> sc->devinfo.pcie_link_width =
> - ((link_status & PCIM_LINK_STA_WIDTH) >> 4);
> + ((link_status & RTE_PCI_EXP_LNKSTA_NLW) >> 4);
>
> PMD_DRV_LOG(DEBUG, sc, "PCIe link speed=%d width=%d",
> sc->devinfo.pcie_link_speed, sc->devinfo.pcie_link_width);
> @@ -9979,10 +9979,10 @@ static void bnx2x_init_pxp(struct bnx2x_softc *sc)
> uint16_t devctl;
> int r_order, w_order;
>
> - devctl = bnx2x_pcie_capability_read(sc, PCIR_EXPRESS_DEVICE_CTL);
> + devctl = bnx2x_pcie_capability_read(sc, RTE_PCI_EXP_DEVCTL);
>
> - w_order = ((devctl & PCIM_EXP_CTL_MAX_PAYLOAD) >> 5);
> - r_order = ((devctl & PCIM_EXP_CTL_MAX_READ_REQUEST) >> 12);
> + w_order = ((devctl & RTE_PCI_EXP_DEVCTL_PAYLOAD) >> 5);
> + r_order = ((devctl & RTE_PCI_EXP_DEVCTL_READRQ) >> 12);
>
> ecore_init_pxp_arb(sc, r_order, w_order);
> }
> diff --git a/drivers/net/bnx2x/bnx2x.h b/drivers/net/bnx2x/bnx2x.h
> index 1efa166316..35206b4758 100644
> --- a/drivers/net/bnx2x/bnx2x.h
> +++ b/drivers/net/bnx2x/bnx2x.h
> @@ -30,45 +30,10 @@
>
> #include "elink.h"
>
> -#ifndef RTE_EXEC_ENV_FREEBSD
> -#include <linux/pci_regs.h>
> -
> -#define PCIR_EXPRESS_DEVICE_STA PCI_EXP_TYPE_RC_EC
> -#define PCIM_EXP_STA_TRANSACTION_PND PCI_EXP_DEVSTA_TRPND
> -#define PCIR_EXPRESS_LINK_STA PCI_EXP_LNKSTA
> -#define PCIM_LINK_STA_WIDTH PCI_EXP_LNKSTA_NLW
> -#define PCIM_LINK_STA_SPEED PCI_EXP_LNKSTA_CLS
> -#define PCIR_EXPRESS_DEVICE_CTL PCI_EXP_DEVCTL
> -#define PCIM_EXP_CTL_MAX_PAYLOAD PCI_EXP_DEVCTL_PAYLOAD
> -#define PCIM_EXP_CTL_MAX_READ_REQUEST PCI_EXP_DEVCTL_READRQ
> -#else
> -#include <dev/pci/pcireg.h>
> -#endif
> -
> #define IFM_10G_CX4 20 /* 10GBase CX4 copper */
> #define IFM_10G_TWINAX 22 /* 10GBase Twinax copper */
> #define IFM_10G_T 26 /* 10GBase-T - RJ45 */
>
> -#ifndef RTE_EXEC_ENV_FREEBSD
> -#define PCIR_EXPRESS_DEVICE_STA PCI_EXP_TYPE_RC_EC
> -#define PCIM_EXP_STA_TRANSACTION_PND PCI_EXP_DEVSTA_TRPND
> -#define PCIR_EXPRESS_LINK_STA PCI_EXP_LNKSTA
> -#define PCIM_LINK_STA_WIDTH PCI_EXP_LNKSTA_NLW
> -#define PCIM_LINK_STA_SPEED PCI_EXP_LNKSTA_CLS
> -#define PCIR_EXPRESS_DEVICE_CTL PCI_EXP_DEVCTL
> -#define PCIM_EXP_CTL_MAX_PAYLOAD PCI_EXP_DEVCTL_PAYLOAD
> -#define PCIM_EXP_CTL_MAX_READ_REQUEST PCI_EXP_DEVCTL_READRQ
> -#else
> -#define PCIR_EXPRESS_DEVICE_STA PCIER_DEVICE_STA
> -#define PCIM_EXP_STA_TRANSACTION_PND PCIEM_STA_TRANSACTION_PND
> -#define PCIR_EXPRESS_LINK_STA PCIER_LINK_STA
> -#define PCIM_LINK_STA_WIDTH PCIEM_LINK_STA_WIDTH
> -#define PCIM_LINK_STA_SPEED PCIEM_LINK_STA_SPEED
> -#define PCIR_EXPRESS_DEVICE_CTL PCIER_DEVICE_CTL
> -#define PCIM_EXP_CTL_MAX_PAYLOAD PCIEM_CTL_MAX_PAYLOAD
> -#define PCIM_EXP_CTL_MAX_READ_REQUEST PCIEM_CTL_MAX_READ_REQUEST
> -#endif
> -
> #ifndef ARRAY_SIZE
> #define ARRAY_SIZE(arr) RTE_DIM(arr)
> #endif
> diff --git a/lib/pci/rte_pci.h b/lib/pci/rte_pci.h
> index 542d142dfb..a82f073a7d 100644
> --- a/lib/pci/rte_pci.h
> +++ b/lib/pci/rte_pci.h
> @@ -63,6 +63,24 @@ extern "C" {
> #define RTE_PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */
> #define RTE_PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */
>
> +/* PCI Express capability registers (RTE_PCI_CAP_ID_EXP) */
> +#define RTE_PCI_EXP_TYPE_RC_EC 0xa /* Root Complex Event
> Collector */
> +#define RTE_PCI_EXP_DEVCTL 0x08 /* Device Control */
> +#define RTE_PCI_EXP_DEVCTL_PAYLOAD 0x00e0 /* Max_Payload_Size */
> +#define RTE_PCI_EXP_DEVCTL_READRQ 0x7000 /* Max_Read_Request_Size
> */
> +#define RTE_PCI_EXP_DEVCTL_BCR_FLR 0x8000 /* Bridge Configuration
> Retry / FLR */
> +#define RTE_PCI_EXP_DEVSTA 0x0a /* Device Status */
> +#define RTE_PCI_EXP_DEVSTA_TRPND 0x0020 /* Transactions Pending */
> +#define RTE_PCI_EXP_LNKCTL 0x10 /* Link Control */
> +#define RTE_PCI_EXP_LNKSTA 0x12 /* Link Status */
> +#define RTE_PCI_EXP_LNKSTA_CLS 0x000f /* Current Link
> Speed */
> +#define RTE_PCI_EXP_LNKSTA_NLW 0x03f0 /* Negotiated Link
> Width */
> +#define RTE_PCI_EXP_SLTCTL 0x18 /* Slot Control */
> +#define RTE_PCI_EXP_RTCTL 0x1c /* Root Control */
> +#define RTE_PCI_EXP_DEVCTL2 0x28 /* Device Control 2 */
> +#define RTE_PCI_EXP_LNKCTL2 0x30 /* Link Control 2 */
> +#define RTE_PCI_EXP_SLTCTL2 0x38 /* Slot Control 2 */
> +
> /* MSI-X registers (RTE_PCI_CAP_ID_MSIX) */
> #define RTE_PCI_MSIX_FLAGS 2 /* Message Control */
> #define RTE_PCI_MSIX_FLAGS_QSIZE 0x07ff /* Table size */
> @@ -73,9 +91,6 @@ extern "C" {
> #define RTE_PCI_MSIX_TABLE_BIR 0x00000007 /* BAR index */
> #define RTE_PCI_MSIX_TABLE_OFFSET 0xfffffff8 /* Offset into specified
> BAR */
>
> -/* PCI Express capability registers */
> -#define RTE_PCI_EXP_DEVCTL 8 /* Device Control */
> -
> /* Extended Capabilities (PCI-X 2.0 and Express) */
> #define RTE_PCI_EXT_CAP_ID(header) (header & 0x0000ffff)
> #define RTE_PCI_EXT_CAP_NEXT(header) ((header >> 20) & 0xffc)
> --
> 2.41.0
Reviewed-by: Chenbo Xia <chenbo.xia@intel.com>
next prev parent reply other threads:[~2023-09-07 13:16 UTC|newest]
Thread overview: 98+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-08-03 7:50 [PATCH 00/14] Cleanup PCI(e) drivers David Marchand
2023-08-03 7:50 ` [PATCH 01/14] drivers: remove duplicated PCI master control David Marchand
2023-08-03 9:45 ` Bruce Richardson
2023-10-07 2:53 ` fengchengwen
2023-08-03 7:50 ` [PATCH 02/14] bus/pci: add const to some experimental API David Marchand
2023-08-03 9:46 ` Bruce Richardson
2023-08-03 11:50 ` David Marchand
2023-08-03 7:50 ` [PATCH 03/14] bus/pci: find PCI capability David Marchand
2023-08-03 9:49 ` Bruce Richardson
2023-08-03 9:52 ` Bruce Richardson
2023-08-03 11:49 ` David Marchand
2023-08-03 7:50 ` [PATCH 04/14] pci: define some capability constants David Marchand
2023-08-03 9:51 ` Bruce Richardson
2023-08-03 7:50 ` [PATCH 05/14] pci: define some MSIX constants David Marchand
2023-08-03 9:53 ` Bruce Richardson
2023-08-03 7:50 ` [PATCH 06/14] pci: define some command constants David Marchand
2023-08-03 9:57 ` Bruce Richardson
2023-08-03 11:51 ` David Marchand
2023-08-08 9:20 ` David Marchand
2023-08-08 10:08 ` Bruce Richardson
2023-08-22 19:23 ` Adam Hassick
2023-08-03 7:50 ` [PATCH 07/14] pci: define some BAR constants David Marchand
2023-08-03 9:58 ` Bruce Richardson
2023-08-03 7:50 ` [PATCH 08/14] pci: define some PM constants David Marchand
2023-08-03 9:59 ` Bruce Richardson
2023-08-03 7:50 ` [PATCH 09/14] pci: define some PCIe constants David Marchand
2023-08-03 10:01 ` Bruce Richardson
2023-08-03 7:50 ` [PATCH 10/14] pci: define some extended capability constants David Marchand
2023-08-03 7:50 ` [PATCH 11/14] pci: define some ACS constants David Marchand
2023-08-03 7:50 ` [PATCH 12/14] pci: define some PRI constants David Marchand
2023-08-03 7:50 ` [PATCH 13/14] pci: define some AER constants David Marchand
2023-08-03 7:50 ` [PATCH 14/14] devtools: forbid inclusion of Linux header for PCI David Marchand
2023-08-03 10:03 ` [PATCH 00/14] Cleanup PCI(e) drivers Bruce Richardson
2023-08-21 11:35 ` [PATCH v2 00/15] " David Marchand
2023-08-21 11:35 ` [PATCH v2 01/15] drivers: remove duplicated PCI master control David Marchand
2023-09-06 13:02 ` Xia, Chenbo
2023-08-21 11:35 ` [PATCH v2 02/15] bus/pci: add const to some experimental API David Marchand
2023-08-21 16:14 ` Tyler Retzlaff
2023-09-06 13:02 ` Xia, Chenbo
2023-08-21 11:35 ` [PATCH v2 03/15] bus/pci: rework MSIX discovery with VFIO David Marchand
2023-09-06 13:03 ` Xia, Chenbo
2023-08-21 11:35 ` [PATCH v2 04/15] bus/pci: find PCI capability David Marchand
2023-09-07 12:43 ` Xia, Chenbo
2023-09-14 12:29 ` David Marchand
2023-09-19 2:19 ` Xia, Chenbo
2023-09-19 9:00 ` David Marchand
2023-08-21 11:35 ` [PATCH v2 05/15] pci: define some capability constants David Marchand
2023-09-07 13:15 ` Xia, Chenbo
2023-08-21 11:35 ` [PATCH v2 06/15] pci: define some MSIX constants David Marchand
2023-09-07 13:15 ` Xia, Chenbo
2023-08-21 11:35 ` [PATCH v2 07/15] pci: define some command constants David Marchand
2023-09-07 13:15 ` Xia, Chenbo
2023-08-21 11:35 ` [PATCH v2 08/15] pci: define some BAR constants David Marchand
2023-09-07 13:16 ` Xia, Chenbo
2023-08-21 11:35 ` [PATCH v2 09/15] pci: define some PM constants David Marchand
2023-09-07 13:16 ` Xia, Chenbo
2023-08-21 11:35 ` [PATCH v2 10/15] pci: define some PCIe constants David Marchand
2023-09-07 13:16 ` Xia, Chenbo [this message]
2023-08-21 11:35 ` [PATCH v2 11/15] pci: define some extended capability constants David Marchand
2023-09-07 13:23 ` Xia, Chenbo
2023-08-21 11:35 ` [PATCH v2 12/15] pci: define some ACS constants David Marchand
2023-08-21 11:35 ` [PATCH v2 13/15] pci: define some PRI constants David Marchand
2023-08-21 11:35 ` [PATCH v2 14/15] pci: define some AER constants David Marchand
2023-08-21 11:35 ` [PATCH v2 15/15] devtools: forbid inclusion of Linux header for PCI David Marchand
2023-08-21 16:24 ` Tyler Retzlaff
2023-09-07 13:33 ` Xia, Chenbo
2023-08-22 15:30 ` [PATCH v2 00/15] Cleanup PCI(e) drivers Patrick Robb
2023-08-22 16:09 ` [PATCH 00/14] " Adam Hassick
2023-08-22 16:48 ` Adam Hassick
2023-08-24 15:44 ` Adam Hassick
2023-09-14 12:35 ` [PATCH v3 00/15] " David Marchand
2023-09-14 12:36 ` [PATCH v3 01/15] drivers: remove duplicated PCI master control David Marchand
2023-09-14 12:36 ` [PATCH v3 02/15] bus/pci: add const to some experimental API David Marchand
2023-09-14 12:36 ` [PATCH v3 03/15] bus/pci: rework MSIX discovery with VFIO David Marchand
2023-09-14 12:36 ` [PATCH v3 04/15] bus/pci: find PCI capability David Marchand
2023-09-19 2:33 ` Xia, Chenbo
2023-09-14 12:36 ` [PATCH v3 05/15] pci: define some capability constants David Marchand
2023-09-15 16:27 ` Sevincer, Abdullah
2023-09-14 12:36 ` [PATCH v3 06/15] pci: define some MSIX constants David Marchand
2023-09-14 12:36 ` [PATCH v3 07/15] pci: define some command constants David Marchand
2023-09-14 12:36 ` [PATCH v3 08/15] pci: define some BAR constants David Marchand
2023-09-14 12:36 ` [PATCH v3 09/15] pci: define some PM constants David Marchand
2023-09-14 12:36 ` [PATCH v3 10/15] pci: define some PCIe constants David Marchand
2023-09-15 16:26 ` Sevincer, Abdullah
2023-09-14 12:36 ` [PATCH v3 11/15] pci: define some extended capability constants David Marchand
2023-09-15 16:27 ` Sevincer, Abdullah
2023-09-14 12:36 ` [PATCH v3 12/15] pci: define some ACS constants David Marchand
2023-09-15 16:25 ` Sevincer, Abdullah
2023-09-19 2:35 ` Xia, Chenbo
2023-09-14 12:36 ` [PATCH v3 13/15] pci: define some PRI constants David Marchand
2023-09-15 16:21 ` Sevincer, Abdullah
2023-09-19 2:36 ` Xia, Chenbo
2023-09-14 12:36 ` [PATCH v3 14/15] pci: define some AER constants David Marchand
2023-09-15 16:26 ` Sevincer, Abdullah
2023-09-19 2:36 ` Xia, Chenbo
2023-09-14 12:36 ` [PATCH v3 15/15] devtools: forbid inclusion of Linux header for PCI David Marchand
2023-09-15 15:14 ` [PATCH v3 00/15] Cleanup PCI(e) drivers Stephen Hemminger
2023-09-19 12:41 ` David Marchand
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CH3PR11MB83623E1DD94B213472FDBFAD9CEEA@CH3PR11MB8362.namprd11.prod.outlook.com \
--to=chenbo.xia@intel.com \
--cc=bruce.richardson@intel.com \
--cc=david.marchand@redhat.com \
--cc=dev@dpdk.org \
--cc=ferruh.yigit@amd.com \
--cc=grive@u256.net \
--cc=julien_dpdk@jaube.fr \
--cc=nipun.gupta@amd.com \
--cc=thomas@monjalon.net \
--cc=timothy.mcdaniel@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).