From: Min Zhou <zhoumin@loongson.cn>
To: thomas@monjalon.net, david.marchand@redhat.com,
bruce.richardson@intel.com, anatoly.burakov@intel.com,
qiming.yang@intel.com, Yuying.Zhang@intel.com,
jgrajcia@cisco.com, konstantin.v.ananyev@yandex.ru
Cc: dev@dpdk.org, maobibo@loongson.cn
Subject: [v1 00/24] Support LoongArch architecture
Date: Sat, 28 May 2022 17:32:47 +0800 [thread overview]
Message-ID: <20220528093311.123946-1-zhoumin@loongson.cn> (raw)
Dear team,
The following patch set is intended to support DPDK running on LoongArch
architecture.
LoongArch is the general processor architecture of Loongson and is a new RISC
ISA, which is a bit like MIPS or RISC-V.
The online documents of LoongArch are here:
https://loongson.github.io/LoongArch-Documentation/README-EN.html
Min Zhou (24):
eal/loongarch: add atomic operations for LoongArch
eal/loongarch: add byte order operations for LoongArch
eal/loongarch: add cpu cycle operations for LoongArch
eal/loongarch: add prefetch operations for LoongArch
eal/loongarch: add spinlock operations for LoongArch
eal/loongarch: add cpu flag checks for LoongArch
eal/loongarch: add dummy vector memcpy for LoongArch
eal/loongarch: add io operations for LoongArch
eal/loongarch: add mcslock operations for LoongArch
eal/loongarch: add pause operations for LoongArch
eal/loongarch: add pflock operations for LoongArch
eal/loongarch: add rwlock operations for LoongArch
eal/loongarch: add ticketlock operations for LoongArch
eal/loongarch: add power operations for LoongArch
eal/loongarch: add hypervisor operations for LoongArch
mem: add huge page size definition for LoongArch
eal/linux: set eal base address for LoongArch
meson: introduce LoongArch architecture
lpm: add dummy vector implementation for LoongArch
ixgbe: add dummy vector implementation for LoongArch
i40e: add dummy vector implementation for LoongArch
tap: add system call number for LoongArch
memif: add system call number for LoongArch
maintainers: claim responsibility for LoongArch
MAINTAINERS | 9 +
app/test/test_xmmt_ops.h | 17 +
.../loongarch/loongarch_loongarch64_linux_gcc | 16 +
config/loongarch/meson.build | 46 ++
drivers/net/i40e/i40e_rxtx_vec_lsx.c | 54 +++
drivers/net/i40e/meson.build | 2 +
drivers/net/ixgbe/ixgbe_rxtx_vec_lsx.c | 60 +++
drivers/net/ixgbe/meson.build | 2 +
drivers/net/memif/rte_eth_memif.h | 2 +-
drivers/net/tap/tap_bpf.h | 2 +-
lib/eal/include/rte_memory.h | 1 +
lib/eal/include/rte_memzone.h | 1 +
lib/eal/linux/eal_memory.c | 4 +
lib/eal/loongarch/include/meson.build | 21 +
lib/eal/loongarch/include/rte_atomic.h | 401 ++++++++++++++++++
lib/eal/loongarch/include/rte_byteorder.h | 46 ++
lib/eal/loongarch/include/rte_cpuflags.h | 39 ++
lib/eal/loongarch/include/rte_cycles.h | 53 +++
lib/eal/loongarch/include/rte_io.h | 18 +
lib/eal/loongarch/include/rte_mcslock.h | 18 +
lib/eal/loongarch/include/rte_memcpy.h | 193 +++++++++
lib/eal/loongarch/include/rte_pause.h | 24 ++
lib/eal/loongarch/include/rte_pflock.h | 17 +
.../loongarch/include/rte_power_intrinsics.h | 20 +
lib/eal/loongarch/include/rte_prefetch.h | 47 ++
lib/eal/loongarch/include/rte_rwlock.h | 42 ++
lib/eal/loongarch/include/rte_spinlock.h | 93 ++++
lib/eal/loongarch/include/rte_ticketlock.h | 18 +
lib/eal/loongarch/include/rte_vect.h | 47 ++
lib/eal/loongarch/meson.build | 11 +
lib/eal/loongarch/rte_cpuflags.c | 94 ++++
lib/eal/loongarch/rte_cycles.c | 45 ++
lib/eal/loongarch/rte_hypervisor.c | 11 +
lib/eal/loongarch/rte_power_intrinsics.c | 51 +++
lib/lpm/meson.build | 1 +
lib/lpm/rte_lpm.h | 2 +
lib/lpm/rte_lpm_lsx.h | 129 ++++++
meson.build | 2 +
38 files changed, 1657 insertions(+), 2 deletions(-)
create mode 100644 config/loongarch/loongarch_loongarch64_linux_gcc
create mode 100644 config/loongarch/meson.build
create mode 100644 drivers/net/i40e/i40e_rxtx_vec_lsx.c
create mode 100644 drivers/net/ixgbe/ixgbe_rxtx_vec_lsx.c
create mode 100644 lib/eal/loongarch/include/meson.build
create mode 100644 lib/eal/loongarch/include/rte_atomic.h
create mode 100644 lib/eal/loongarch/include/rte_byteorder.h
create mode 100644 lib/eal/loongarch/include/rte_cpuflags.h
create mode 100644 lib/eal/loongarch/include/rte_cycles.h
create mode 100644 lib/eal/loongarch/include/rte_io.h
create mode 100644 lib/eal/loongarch/include/rte_mcslock.h
create mode 100644 lib/eal/loongarch/include/rte_memcpy.h
create mode 100644 lib/eal/loongarch/include/rte_pause.h
create mode 100644 lib/eal/loongarch/include/rte_pflock.h
create mode 100644 lib/eal/loongarch/include/rte_power_intrinsics.h
create mode 100644 lib/eal/loongarch/include/rte_prefetch.h
create mode 100644 lib/eal/loongarch/include/rte_rwlock.h
create mode 100644 lib/eal/loongarch/include/rte_spinlock.h
create mode 100644 lib/eal/loongarch/include/rte_ticketlock.h
create mode 100644 lib/eal/loongarch/include/rte_vect.h
create mode 100644 lib/eal/loongarch/meson.build
create mode 100644 lib/eal/loongarch/rte_cpuflags.c
create mode 100644 lib/eal/loongarch/rte_cycles.c
create mode 100644 lib/eal/loongarch/rte_hypervisor.c
create mode 100644 lib/eal/loongarch/rte_power_intrinsics.c
create mode 100644 lib/lpm/rte_lpm_lsx.h
--
2.31.1
next reply other threads:[~2022-05-28 9:33 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-28 9:32 Min Zhou [this message]
2022-05-28 9:32 ` [v1 01/24] eal/loongarch: add atomic operations for LoongArch Min Zhou
2022-05-28 15:52 ` Stephen Hemminger
2022-05-30 1:00 ` zhoumin
2022-05-28 9:32 ` [v1 02/24] eal/loongarch: add byte order " Min Zhou
2022-05-28 9:32 ` [v1 03/24] eal/loongarch: add cpu cycle " Min Zhou
2022-05-28 9:32 ` [v1 04/24] eal/loongarch: add prefetch " Min Zhou
2022-05-28 9:32 ` [v1 05/24] eal/loongarch: add spinlock " Min Zhou
2022-05-28 15:54 ` Stephen Hemminger
2022-05-30 1:09 ` zhoumin
2022-05-28 9:32 ` [v1 06/24] eal/loongarch: add cpu flag checks " Min Zhou
2022-05-28 9:32 ` [v1 07/24] eal/loongarch: add dummy vector memcpy " Min Zhou
2022-05-28 9:32 ` [v1 08/24] eal/loongarch: add io operations " Min Zhou
2022-05-28 9:32 ` [v1 09/24] eal/loongarch: add mcslock " Min Zhou
2022-05-28 9:32 ` [v1 10/24] eal/loongarch: add pause " Min Zhou
2022-05-28 9:32 ` [v1 11/24] eal/loongarch: add pflock " Min Zhou
2022-05-28 9:32 ` [v1 12/24] eal/loongarch: add rwlock " Min Zhou
2022-05-28 9:33 ` [v1 13/24] eal/loongarch: add ticketlock " Min Zhou
2022-05-28 9:33 ` [v1 14/24] eal/loongarch: add power " Min Zhou
2022-05-28 9:33 ` [v1 15/24] eal/loongarch: add hypervisor " Min Zhou
2022-05-28 9:33 ` [v1 16/24] mem: add huge page size definition " Min Zhou
2022-05-28 9:33 ` [v1 17/24] eal/linux: set eal base address " Min Zhou
2022-05-28 9:33 ` [v1 18/24] meson: introduce LoongArch architecture Min Zhou
2022-05-28 9:33 ` [v1 19/24] lpm: add dummy vector implementation for LoongArch Min Zhou
2022-05-28 9:33 ` [v1 20/24] ixgbe: " Min Zhou
2022-05-28 9:33 ` [v1 21/24] i40e: " Min Zhou
2022-05-28 9:33 ` [v1 22/24] tap: add system call number " Min Zhou
2022-05-28 9:33 ` [v1 23/24] memif: " Min Zhou
2022-05-28 9:33 ` [v1 24/24] maintainers: claim responsibility " Min Zhou
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220528093311.123946-1-zhoumin@loongson.cn \
--to=zhoumin@loongson.cn \
--cc=Yuying.Zhang@intel.com \
--cc=anatoly.burakov@intel.com \
--cc=bruce.richardson@intel.com \
--cc=david.marchand@redhat.com \
--cc=dev@dpdk.org \
--cc=jgrajcia@cisco.com \
--cc=konstantin.v.ananyev@yandex.ru \
--cc=maobibo@loongson.cn \
--cc=qiming.yang@intel.com \
--cc=thomas@monjalon.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).