test suite reviews and discussions
 help / color / mirror / Atom feed
* [dts][PATCH V2]test_plans: add test plan for cvl 1pps
@ 2022-01-14 16:23 Qi Fu
  2022-01-18  2:01 ` Tu, Lijuan
  0 siblings, 1 reply; 2+ messages in thread
From: Qi Fu @ 2022-01-14 16:23 UTC (permalink / raw)
  To: dts; +Cc: Qi Fu

add test plan for cvl 1pps.

Signed-off-by: Qi Fu <qi.fu@intel.com>
---
 test_plans/cvl_1pps_test_plan.rst | 165 ++++++++++++++++++++++++++++++
 test_plans/index.rst              |   1 +
 2 files changed, 166 insertions(+)
 create mode 100644 test_plans/cvl_1pps_test_plan.rst

diff --git a/test_plans/cvl_1pps_test_plan.rst b/test_plans/cvl_1pps_test_plan.rst
new file mode 100644
index 00000000..e9e892a6
--- /dev/null
+++ b/test_plans/cvl_1pps_test_plan.rst
@@ -0,0 +1,165 @@
+.. Copyright (c) <2021>, Intel Corporation\r
+   All rights reserved.\r
+\r
+   Redistribution and use in source and binary forms, with or without\r
+   modification, are permitted provided that the following conditions\r
+   are met:\r
+\r
+   - Redistributions of source code must retain the above copyright\r
+     notice, this list of conditions and the following disclaimer.\r
+\r
+   - Redistributions in binary form must reproduce the above copyright\r
+     notice, this list of conditions and the following disclaimer in\r
+     the documentation and/or other materials provided with the\r
+     distribution.\r
+\r
+   - Neither the name of Intel Corporation nor the names of its\r
+     contributors may be used to endorse or promote products derived\r
+     from this software without specific prior written permission.\r
+\r
+   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS\r
+   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT\r
+   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS\r
+   FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE\r
+   COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,\r
+   INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\r
+   (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR\r
+   SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)\r
+   HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,\r
+   STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)\r
+   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED\r
+   OF THE POSSIBILITY OF SUCH DAMAGE.\r
+\r
+=================\r
+CVL PPS Test Plan\r
+=================\r
+\r
+Description\r
+===========\r
+The E810 supports a total of four single-ended GPIO signals(SPD[20:23])plus one different GPIO signal (CLK_OUT_P/N),\r
+which is configured by default 1PPS(out). The SPD[20:23] is mapping to pin_id[0:3].\r
+This test plan is designed to check the value of related registers, which make up the 1PPS signal.\r
+The registers address depends on some hardware config.\r
+The test cases only give the example of Columbiaville_25g and Columbiaville_100g.\r
+\r
+\r
+Prerequisites\r
+=============\r
+\r
+Topology\r
+--------\r
+1node+1nic+2port+fwd\r
+2node+1nic+1port+loopback\r
+\r
+Hardware\r
+--------\r
+Supported NICs: columbiaville_25g/columbiaville_100g\r
+\r
+Software\r
+--------\r
+dpdk: http://dpdk.org/git/dpdk\r
+scapy: http://www.secdev.org/projects/scapy/\r
+\r
+General set up\r
+--------------\r
+1. Compile DPDK::\r
+\r
+    # CC=gcc meson --werror -Denable_kmods=True -Dlibdir=lib --default-library=static <dpdk build dir>\r
+    # ninja -C <dpdk build dir> -j 110\r
+\r
+2. Get the pci device id and interface of DUT and tester.\r
+   For example, 0000:18:00.0 and 0000:18:00.1 is pci device id,\r
+   ens785f0 and ens785f1 is interface::\r
+\r
+    <dpdk dir># ./usertools/dpdk-devbind.py -s\r
+\r
+    0000:18:00.0 'Device 159b' if=ens785f0 drv=ice unused=vfio-pci\r
+    0000:18:00.1 'Device 159b' if=ens785f1 drv=ice unused=vfio-pci\r
+\r
+3. Bind the DUT port to dpdk::\r
+\r
+    <dpdk dir># ./usertools/dpdk-devbind.py -b vfio-pci <DUT port pci device id>\r
+\r
+\r
+Test case\r
+=========\r
+\r
+..note::\r
+\r
+    when test the onboard NIC of HCC/SNR platform, the timer = 1, so all the register need to add 4 except GLGEN_GPIO_CTL.\r
+\r
+Test case 1: check registers when pin id is 0\r
+---------------------------------------------\r
+\r
+this case is designed to check the register value is right when pin id is 0.\r
+\r
+test steps\r
+~~~~~~~~~~\r
+1. start testpmd with different pin_id and dump registers::\r
+\r
+    <dpdk build dir>/app/dpdk-testpmd <EAL options> -a <DUT port pci device id>,pps_out='[pin:0]' -- -i --rxq=4 --txq=4\r
+    testpmd> read reg 0 0x00088998\r
+    testpmd> read reg 0 0x000889B8\r
+    testpmd> read reg 0 0x00088928\r
+    testpmd> read reg 0 0x00088930\r
+    testpmd> read reg 0 0x000880C8\r
+\r
+2. check the GLTSYN_AUX_OUT_0[0] 0x00088998 is 0x00000007 (7), GLTSYN_CLKO_0[0] 0x000889B8 is 0x1DCD6500 (500000000), the 0x00088928 and 0x00088930 is non-zero,\r
+   GLGEN_GPIO_CTL[0][2] 0x000880C8 is 8, the 4th bit is 1\r
+\r
+Test case 2: check registers when pin id is 1\r
+---------------------------------------------\r
+\r
+this case is designed to check the register value is right when pin id is 1.\r
+\r
+test steps\r
+~~~~~~~~~~\r
+1. start testpmd with different pin_id and dump registers::\r
+\r
+    ./x86_64-native-linuxapp-gcc/app/dpdk-testpmd -c 0xf -n 4 -a 0000:18:00.0,pps_out='[pin:1]' -- -i --rxq=4 --txq=4\r
+    testpmd> read reg 0 0x000889A0\r
+    testpmd> read reg 0 0x000889C0\r
+    testpmd> read reg 0 0x00088938\r
+    testpmd> read reg 0 0x00088940\r
+    testpmd> read reg 0 0x000880CC\r
+\r
+2. check the GLTSYN_AUX_OUT_1[0] 0x000889A0 is 0x00000007 (7), GLTSYN_CLKO_1[0] 0x000889C0 is 0x1DCD6500 (500000000), the 0x00088938 and 0x00088940 is non-zero,\r
+   GLGEN_GPIO_CTL[1][2] 0x000880CC is 9, the 4th bit is 1\r
+\r
+Test case 3: check registers when pin id is 2\r
+---------------------------------------------\r
+\r
+this case is designed to check the register value is right when pin id is 2.\r
+\r
+test steps\r
+~~~~~~~~~~\r
+1. start testpmd with different pin_id and dump registers::\r
+\r
+    ./x86_64-native-linuxapp-gcc/app/dpdk-testpmd -c 0xf -n 4 -a 0000:18:00.0,pps_out='[pin:2]' -- -i --rxq=4 --txq=4\r
+    testpmd> read reg 0 0x000889A8\r
+    testpmd> read reg 0 0x000889C8\r
+    testpmd> read reg 0 0x00088948\r
+    testpmd> read reg 0 0x00088950\r
+    testpmd> read reg 0 0x000880D0\r
+\r
+2. check the GLTSYN_AUX_OUT_2[0] 0x000889A8 is 0x00000007 (7), GLTSYN_CLKO_2[0] 0x000889C8 is 0x1DCD6500 (500000000), the 0x00088948 and 0x00088950 is non-zero,\r
+   GLGEN_GPIO_CTL[2][2] 0x000880D0 is A, the 4th bit is 1\r
+\r
+Test case 4: check registers when pin id is 3\r
+---------------------------------------------\r
+\r
+this case is designed to check the register value is right when pin id is 3.\r
+\r
+test steps\r
+~~~~~~~~~~\r
+1. start testpmd with different pin_id and dump registers::\r
+\r
+    ./x86_64-native-linuxapp-gcc/app/dpdk-testpmd -c 0xf -n 4 -a 0000:18:00.0,pps_out='[pin:3]' -- -i --rxq=4 --txq=4\r
+    testpmd> read reg 0 0x000889B0\r
+    testpmd> read reg 0 0x000889D0\r
+    testpmd> read reg 0 0x00088958\r
+    testpmd> read reg 0 0x00088960\r
+    testpmd> read reg 0 0x000880D4\r
+\r
+2. check the GLTSYN_AUX_OUT_3[0] 0x000889B0 is 0x00000007 (7), GLTSYN_CLKO_3[0] 0x000889D0 is 0x1DCD6500 (500000000), the 0x00088958 and 0x00088960 is non-zero,\r
+   GLGEN_GPIO_CTL[3][2] 0x000880D4 is B, the 4th bit is 1
\ No newline at end of file
diff --git a/test_plans/index.rst b/test_plans/index.rst
index ab9ff9ab..8395a47d 100644
--- a/test_plans/index.rst
+++ b/test_plans/index.rst
@@ -70,6 +70,7 @@ The following are the test plans for the DPDK DTS automated test system.
     cvl_switch_filter_test_plan
     cvl_switch_filter_pppoe_test_plan
     cvl_vf_support_multicast_address_test_plan
+    cvl_1pps_test_plan
     cloud_filter_with_l4_port_test_plan
     dcf_lifecycle_test_plan
     crypto_perf_cryptodev_perf_test_plan
-- 
2.25.1


^ permalink raw reply	[flat|nested] 2+ messages in thread

* RE: [dts][PATCH V2]test_plans: add test plan for cvl 1pps
  2022-01-14 16:23 [dts][PATCH V2]test_plans: add test plan for cvl 1pps Qi Fu
@ 2022-01-18  2:01 ` Tu, Lijuan
  0 siblings, 0 replies; 2+ messages in thread
From: Tu, Lijuan @ 2022-01-18  2:01 UTC (permalink / raw)
  To: Fu, Qi, dts; +Cc: Fu, Qi

> -----Original Message-----
> From: Qi Fu <qi.fu@intel.com>
> Sent: 2022年1月15日 0:23
> To: dts@dpdk.org
> Cc: Fu, Qi <qi.fu@intel.com>
> Subject: [dts][PATCH V2]test_plans: add test plan for cvl 1pps
> 
> add test plan for cvl 1pps.
> 
> Signed-off-by: Qi Fu <qi.fu@intel.com>
> ---
>  test_plans/cvl_1pps_test_plan.rst | 165 ++++++++++++++++++++++++++++++
>  test_plans/index.rst              |   1 +
>  2 files changed, 166 insertions(+)
>  create mode 100644 test_plans/cvl_1pps_test_plan.rst
>
> +=================
> +CVL PPS Test Plan
> +=================

PPS means packets per second, am I right? If that, "CVL 1PPS signal"  is more reasonable.

> +Topology
> +--------
> +1node+1nic+2port+fwd
> +2node+1nic+1port+loopback

Sorry, I can't understand the topology, could you explain more.

> +    when test the onboard NIC of HCC/SNR platform, the timer = 1, so all the register need to add 4 except GLGEN_GPIO_CTL.

HCC/SNR are not product names, what do they mean?

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2022-01-18  2:01 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-01-14 16:23 [dts][PATCH V2]test_plans: add test plan for cvl 1pps Qi Fu
2022-01-18  2:01 ` Tu, Lijuan

test suite reviews and discussions

This inbox may be cloned and mirrored by anyone:

	git clone --mirror http://inbox.dpdk.org/dts/0 dts/git/0.git

	# If you have public-inbox 1.1+ installed, you may
	# initialize and index your mirror using the following commands:
	public-inbox-init -V2 dts dts/ http://inbox.dpdk.org/dts \
		dts@dpdk.org
	public-inbox-index dts

Example config snippet for mirrors.
Newsgroup available over NNTP:
	nntp://inbox.dpdk.org/inbox.dpdk.dts


AGPL code for this site: git clone https://public-inbox.org/public-inbox.git